{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,26]],"date-time":"2024-07-26T23:42:49Z","timestamp":1722037369969},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T00:00:00Z","timestamp":1314835200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/tcsi.2011.2112591","type":"journal-article","created":{"date-parts":[[2011,3,17]],"date-time":"2011-03-17T20:06:54Z","timestamp":1300392414000},"page":"2127-2136","source":"Crossref","is-referenced-by-count":31,"title":["A 12b 50 MS\/s 21.6 mW 0.18 $\\mu$m CMOS ADC Maximally Sharing Capacitors and Op-Amps"],"prefix":"10.1109","volume":"58","author":[{"given":"Kyung-Hoon","family":"Lee","sequence":"first","affiliation":[]},{"given":"Kwang-Soo","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Seung-Hoon","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","first-page":"441","article-title":"A 2.5 V 10 b 120 MSample\/s CMOS pipelined ADC with high SFDR","author":"yoo","year":"2002","journal-title":"Proc CICC"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"894","DOI":"10.1109\/TCSI.2009.2015200","article-title":"A 1.2-V 12-b 120-MS\/s SHA-free dual-channel Nyquist ADC based on midcode calibration","volume":"56","author":"choi","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/81.915383"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1023\/A:1008395201974","article-title":"A 220-MSample\/s CMOS sample-and-hold circuit using double-sampling","volume":"18","author":"waltari","year":"1999","journal-title":"Analog Integr Circuits Signal Process"},{"key":"ref34","first-page":"485","article-title":"A calibration-free 14 b 70 MS\/s 3.3 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{2}$<\/tex> <\/formula> 235 mW 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS pipeline ADC with high-matching 3-D symmetric capacitors","author":"cho","year":"2006","journal-title":"Proc CICC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892154"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819167"},{"key":"ref12","first-page":"467","article-title":"A 12b 80 Msps pipelined ADC core with 190 mW consumption from 3 V in 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m digital CMOS","author":"loloee","year":"2002","journal-title":"Proc ESSCIRC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845972"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.896237"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.862070"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/cta.519"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.557628"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914253"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819166"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039534"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.2199"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032639"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568689"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.858760"},{"key":"ref5","first-page":"297","article-title":"A 12b 50 Msps 34 mW pipelined ADC","author":"yu","year":"2008","journal-title":"Proc CICC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.972136"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2001.934242"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2050948"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839681"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.910645"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.826813"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.836842"},{"key":"ref21","first-page":"456","article-title":"A 4.7 mW 0.32 mm<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> 10 b 30 MS\/s pipelined ADC without a front-end S\/H in 90 nm CMOS","author":"jeon","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006309"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032636"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891718"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2025408"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6016553\/05734873.pdf?arnumber=5734873","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:29Z","timestamp":1633909949000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5734873\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":34,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2011.2112591","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9]]}}}