{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:49:04Z","timestamp":1761662944351},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T00:00:00Z","timestamp":1314835200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/tcsi.2011.2112850","type":"journal-article","created":{"date-parts":[[2011,3,15]],"date-time":"2011-03-15T15:04:58Z","timestamp":1300201498000},"page":"2201-2210","source":"Crossref","is-referenced-by-count":8,"title":["Carry Chains for Ultra High-Speed SiGe HBT Adders"],"prefix":"10.1109","volume":"58","author":[{"given":"A.","family":"Gutin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Jacob","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Chu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P. M.","family":"Belemjian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. R.","family":"LeRoy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. P.","family":"Kraft","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. F.","family":"McDonald","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2030535"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2005.852548"},{"key":"ref31","author":"flynn","year":"2001","journal-title":"Advanced Computer Arithmetic Design"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264571"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2006.379957"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.78245"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/81.802823"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077630"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.252.0156"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1987.6158699"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/pi-b-2.1959.0316"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IRETELC.1962.5407919"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1985.6158969"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1988.25695"},{"key":"ref28","doi-asserted-by":"crossref","DOI":"10.1007\/1-4020-2888-1","author":"alioto","year":"2005","journal-title":"Model and Design of Bipolar and MOS Current-Mode Logic"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.845192"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.982429"},{"key":"ref3","first-page":"103","article-title":"An 8.3 GHz dual supply\/threshold optimized 32 b integer ALU-register file loop in 90 nm CMOS","author":"hsu","year":"2005","journal-title":"Proc ISLPED'05"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2005.844199"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1987.6158699"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.1024"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.508264"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010788"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1992.186773"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"562","DOI":"10.1145\/1278480.1278623","article-title":"interconnects in the third dimension: design challenges for 3d ics","author":"bernstein","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/BF00929625"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/16.960383"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2005.852547"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875301"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/16.239764"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1979.1155913"},{"key":"ref25","year":"2006","journal-title":"Silicon Heterostructure Handbook"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6016553\/05729350.pdf?arnumber=5729350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:30Z","timestamp":1633909950000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5729350\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":34,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2011.2112850","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9]]}}}