{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T10:36:23Z","timestamp":1649154983184},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T00:00:00Z","timestamp":1314835200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/tcsi.2011.2114735","type":"journal-article","created":{"date-parts":[[2011,4,12]],"date-time":"2011-04-12T18:58:05Z","timestamp":1302634685000},"page":"2149-2158","source":"Crossref","is-referenced-by-count":6,"title":["A Continuously Tunable Hybrid LC-VCO PLL With Mixed-Mode Dual-Path Control and Bi-level $\\Delta-\\Sigma$ Modulated Coarse Tuning"],"prefix":"10.1109","volume":"58","author":[{"given":"Yuanfeng","family":"Sun","sequence":"first","affiliation":[]},{"given":"Jian","family":"Qiao","sequence":"additional","affiliation":[]},{"given":"Xueyi","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Woogeun","family":"Rhee","sequence":"additional","affiliation":[]},{"given":"Byeong-Ha","family":"Park","sequence":"additional","affiliation":[]},{"given":"Zhihua","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"crossref","first-page":"462","DOI":"10.1109\/LMWC.2010.2050870","article-title":"A fast settling dual-path fractional- <ref_formula><tex Notation=\"TeX\">$n$<\/tex><\/ref_formula> PLL with hybrid-mode dynamic bandwidth control","volume":"20","author":"sun","year":"2010","journal-title":"IEEE Microw Wireless Compon Lett"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2010.2040221"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2010.5477397"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010792"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/4.839909"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819128"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/4.508200"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2009.2025432"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010109"},{"key":"ref11","first-page":"65","article-title":"A 5 GHz 90-nm CMOS all digital phase-locked loop","author":"lu","year":"2009","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2035411"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.889443"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819128"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.886202"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.848957"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.847325"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.916845"},{"key":"ref19","first-page":"1471","article-title":"A low spurious and small step frequency synthesizer based on PLL-DDS-PLL architecture","author":"hu","year":"0","journal-title":"Proc 11th IEEE Singapore Int Conf Commun Syst 2008"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875289"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848037"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2002.1011646"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012363"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425732"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047453"},{"key":"ref7","first-page":"516","article-title":"A modular all-digital PLL architecture enabling both 1-to-2 GHz and 24-to-32 GHz operation in 65 nm CMOS","author":"rylyakov","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.643663"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022304"},{"key":"ref1","first-page":"1158","article-title":"Transfer functions for the reference clock jitter in a serial link: Theory and applications","author":"li","year":"2004","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914281"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.997845"},{"key":"ref21","first-page":"252","article-title":"A 9.9 G&#x2013;10.8 gb\/s rate-adaptive clock and data recovery with no external reference clock for WDM optical fiber transmission","author":"noguchi","year":"2002","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826311"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.817601"},{"key":"ref26","first-page":"629","article-title":"A 3.5 GHz integer-n PLL with dual on-chip loop filters and VCO tune ports for fast low-if\/zero-if LO switching in an 802.11 transceiver","author":"gierkink","year":"2004","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref25","first-page":"151","article-title":"An improved CMOS ring oscillator PLL with less than 4 ps RMS accumulated jitter","author":"williams","year":"2004","journal-title":"Proc IEEE Custom Integr Circuits Conf"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6016553\/05746629.pdf?arnumber=5746629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:53:05Z","timestamp":1633909985000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":37,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2011.2114735","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9]]}}}