{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T18:59:03Z","timestamp":1761418743614},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2011,7,1]],"date-time":"2011-07-01T00:00:00Z","timestamp":1309478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/tcsi.2011.2150890","type":"journal-article","created":{"date-parts":[[2011,6,17]],"date-time":"2011-06-17T15:07:20Z","timestamp":1308323240000},"page":"1497-1510","source":"Crossref","is-referenced-by-count":54,"title":["State-of-the-Art and Future Directions of High-Performance All-Digital Frequency Synthesis in Nanometer CMOS"],"prefix":"10.1109","volume":"58","author":[{"given":"Robert Bogdan","family":"Staszewski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.858750"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036763"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS.2006.321040"},{"key":"ref32","first-page":"48","article-title":"3.3 GHz DCO with a frequency resolution of 150 Hz for all-digital PLL","author":"fanori","year":"2010","journal-title":"Proc IEEE Solid-State Circuits Conf"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2039256"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2037394"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117932"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014941"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2010.5477376"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS.2009.5505727"},{"key":"ref10","first-page":"58","article-title":"A 0.8 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/formula> all-digital SAW-less polar transmitter in 65 nm EDGE SOC","author":"mehta","year":"2010","journal-title":"Proc IEEE Solid-State Circuits Conf"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.886202"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746215"},{"key":"ref12","first-page":"150","article-title":"A 2 MHz bandwidth low noise RF all digital PLL with 12 ps resolution time-to-digital converter","author":"tonietto","year":"2006","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref13","first-page":"543","article-title":"A 4 GHz low complexity ADPLL-based frequency synthesizer in 90 nm CMOS","author":"zhuang","year":"2007","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523126"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585972"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012363"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039530"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047453"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.886896"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.842067"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/0470041951"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819128"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2007.380861"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2003.818579"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1109\/TCSII.2005.858754","article-title":"1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS","volume":"53","author":"staszewski","year":"2006","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref2","author":"staszewski","year":"2002","journal-title":"Digital deep-submicron CMOS frequency synthesis for RF wireless applications"},{"key":"ref9","first-page":"208","article-title":"A 24 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/formula> quad-band single-chip GSM radio with transmitter calibration in 90 nm digital CMOS","volume":"607","author":"staszewski","year":"2008","journal-title":"Proc IEEE Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076591"},{"key":"ref45","article-title":"Software reconfigurable digital phase lock loop architecture","author":"staszewski","year":"2008","journal-title":"U S Patent Application 20080072025"},{"key":"ref22","first-page":"9","article-title":"A 1.6-880 MHz synthesizable ADPLL in 0.13 CMOS","author":"chang","year":"2008","journal-title":"Proc IEEE Int Symp VLSI Design Autom Test (VLSI-TSA-DAT)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.845187"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2008.4751235"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.847325"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.844236"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.848957"},{"key":"ref26","first-page":"32","article-title":"A digital ultra-fast acquisition linear frequency modulated PLL for mm-wave FMCW radars","author":"wu","year":"2009","journal-title":"Proc IEEE Radio Freq Integr Technol (RFIT) Symp"},{"key":"ref43","year":"2004","journal-title":"3rd Generation Partnership Project Radio Transmission and Reception"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2009.0173"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5934463\/05871320.pdf?arnumber=5871320","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:41Z","timestamp":1642006421000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5871320\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":45,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2011.2150890","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,7]]}}}