{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T16:07:20Z","timestamp":1774022840192,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/tcsi.2011.2157741","type":"journal-article","created":{"date-parts":[[2011,7,11]],"date-time":"2011-07-11T16:12:30Z","timestamp":1310400750000},"page":"2906-2918","source":"Crossref","is-referenced-by-count":40,"title":["DRAM Yield Analysis and Optimization by a Statistical Design Approach"],"prefix":"10.1109","volume":"58","author":[{"given":"Yan","family":"Li","sequence":"first","affiliation":[]},{"given":"Helmut","family":"Schneider","sequence":"additional","affiliation":[]},{"given":"Florian","family":"Schnabel","sequence":"additional","affiliation":[]},{"given":"Roland","family":"Thewes","sequence":"additional","affiliation":[]},{"given":"Doris","family":"Schmitt-Landsiedel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.384178"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-95948-9_13"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0187"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.857185"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.363119"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"key":"ref16","author":"taur","year":"1998","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"ref17","author":"sze","year":"1984","journal-title":"Physics of Semiconductor Devices"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/81.989159"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IRWS.1999.830551"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882492"},{"key":"ref6","first-page":"569","article-title":"High performance CMOS variability in the 65 nm regime and beyond","author":"nassif","year":"2007","journal-title":"Proc IEEE Int Electron Devices Meet (IEDM)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.801260"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.90096"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/16.711362"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.5933"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.766820"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.34067"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6085808\/05941017.pdf?arnumber=5941017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:54:07Z","timestamp":1642006447000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5941017\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":21,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2011.2157741","relation":{},"ISSN":["1549-8328"],"issn-type":[{"value":"1549-8328","type":"print"}],"subject":[],"published":{"date-parts":[[2011,12]]}}}