{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,29]],"date-time":"2026-08-29T15:39:32Z","timestamp":1788017972272,"version":"build-2784847793"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/tcsi.2011.2161394","type":"journal-article","created":{"date-parts":[[2011,8,15]],"date-time":"2011-08-15T20:20:15Z","timestamp":1313439615000},"page":"124-136","source":"Crossref","is-referenced-by-count":30,"title":["A 2.5-Gb\/s On-Chip Interconnect Transceiver With Crosstalk and ISI Equalizer in 130 nm CMOS"],"prefix":"10.1109","volume":"59","author":[{"given":"Jaewon","family":"Lee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Woojae","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"SeongHwan","family":"Cho","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.812104"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/22.310582"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2007.7.4.260"},{"key":"ref13","author":"baker","year":"2005","journal-title":"CMOS Circuit Design Layout and Simulation"},{"key":"ref14","first-page":"136","article-title":"Single-ended transceiver design techniques for 5.33 Gb\/s graphics applications","author":"partovi","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047458"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903076"},{"key":"ref17","article-title":"A 5 Gb\/s 2x2 MIMO crosstalk cancellation scheme for high-speed I\/Os","author":"oh","year":"2010","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref18","first-page":"446","article-title":"A 15 Gb\/s 0.5 mW\/Gb\/s 2-tap DFE receiver with far-end crosstalk cancellation","author":"nazari","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1645","DOI":"10.1109\/TCSI.2008.2010099","article-title":"A 2-Gb\/s CMOS integrating two-tap DFE receiver for four-drop single-ended signaling","volume":"56","author":"bae","year":"2009","journal-title":"IEEE Trans Circuits Syst I"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859880"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221224"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897165"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"2033","DOI":"10.1109\/TCSI.2008.2011593","article-title":"Optimization of driver preemphasis for on-chip interconnects","volume":"56","author":"bai","year":"2009","journal-title":"IEEE Trans Circuits Syst I"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910807"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027634"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036761"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22046"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893661"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031015"},{"key":"ref22","first-page":"182","article-title":"High-bandwidth and low-energy on-chip signaling with adaptive pre-emphasis in 90 nm CMOS","author":"seo","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","first-page":"88","article-title":"Crosstalk-aware PWM-based on-chip global signaling in 65 nm CMOS","author":"seo","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6125259\/05971790.pdf?arnumber=5971790","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:50Z","timestamp":1633909670000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5971790\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":22,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2011.2161394","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,1]]}}}