{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T14:26:07Z","timestamp":1648823167531},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/tcsi.2011.2162382","type":"journal-article","created":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T19:57:33Z","timestamp":1314907053000},"page":"276-284","source":"Crossref","is-referenced-by-count":8,"title":["Sub-2-ps, Static Phase Error Calibration Technique Incorporating Measurement Uncertainty Cancellation for Multi-Gigahertz Time-Interleaved T\/H Circuits"],"prefix":"10.1109","volume":"59","author":[{"given":"Lingli","family":"Xia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingguang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Will","family":"Beattie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacob","family":"Postman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrick Yin","family":"Chiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"396","article-title":"A low-jitter skew-calibrated multi-phase clock generator for time-interleaved applications","author":"wu","year":"2001","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref11","first-page":"514","article-title":"A low-jitter 8-to-10 GHz distributed DLL for multiple-phase clock generation","author":"hslao","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859883"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040116"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2008477"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560312"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917427"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052232"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"2885","DOI":"10.1109\/JSSC.2006.884342","article-title":"A 10-Gb\/s 5-Tap DFE\/4-Tap FFE transceiver in 90-nm CMOS technology","volume":"41","author":"bulzacchelli","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref19","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18 ps <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\hbox {setup}}+{\\hbox {hold}}$<\/tex><\/formula> time","author":"schinkel","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022993"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905293"},{"key":"ref6","first-page":"390","article-title":"A 40 GS\/s 6b ADC in 65 nm CMOS","author":"greshishchev","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref5","first-page":"544","article-title":"A 24 GS\/s 6b ADC in 90 nm CMOS","author":"schvan","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.918970"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.926314"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047473"},{"key":"ref1","first-page":"166","article-title":"A 4 GSample\/s 8b ADC in 0.35 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex><\/formula> CMOS","author":"poulton","year":"2002","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821302"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010730"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6139305\/06004852.pdf?arnumber=6004852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:40Z","timestamp":1633909660000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6004852\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2011.2162382","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,2]]}}}