{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:03:29Z","timestamp":1751094209567},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T00:00:00Z","timestamp":1314835200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/tcsi.2011.2163893","type":"journal-article","created":{"date-parts":[[2011,9,15]],"date-time":"2011-09-15T05:19:12Z","timestamp":1316063952000},"page":"2017-2025","source":"Crossref","is-referenced-by-count":33,"title":["All-Digital Circuit-Level Dynamic Variation Monitor for Silicon Debug and Adaptive Clock Control"],"prefix":"10.1109","volume":"58","author":[{"given":"Keith A.","family":"Bowman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos","family":"Tokunaga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James W.","family":"Tschanz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arijit","family":"Raychowdhury","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad M.","family":"Khellah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bibiche M.","family":"Geuskens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shih-Lien L.","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo A.","family":"Aseron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tanay","family":"Karnik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivek K.","family":"De","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2063931"},{"key":"ref11","first-page":"398","article-title":"A distributed critical-path timing monitor for a 65 nm high-performance microprocessor","author":"drake","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617415"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418914"},{"key":"ref15","year":"0"},{"key":"ref16","first-page":"58","article-title":"a family of 45 nm ia processors","author":"kumar","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014023"},{"key":"ref18","first-page":"112","article-title":"Tunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage, temperature, and aging variation tolerance","author":"tschanz","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355542"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859894"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405718"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221202"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"913","DOI":"10.1109\/TCSI.2010.2090567","article-title":"All-digital time-domain smart temperature sensor with an inter-batch inaccuracy of <formula formulatype=\"inline\"> <tex Notation=\"TeX\">${-}0.7^{\\circ}$<\/tex><\/formula>C&#x2013;<formula formulatype=\"inline\"> <tex Notation=\"TeX\">${+}0.6^{\\circ}$<\/tex><\/formula>C after one-point calibration","author":"chen","year":"2011","journal-title":"IEEE Trans Circuits Sys I Reg Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2104016"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842853"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825120"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870925"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859902"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859879"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373409"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6016553\/06009212.pdf?arnumber=6009212","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:49:15Z","timestamp":1633909755000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6009212\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":23,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2011.2163893","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9]]}}}