{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,2,9]],"date-time":"2023-02-09T16:51:14Z","timestamp":1675961474323},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/tcsi.2011.2169743","type":"journal-article","created":{"date-parts":[[2011,11,8]],"date-time":"2011-11-08T21:36:41Z","timestamp":1320788201000},"page":"806-819","source":"Crossref","is-referenced-by-count":7,"title":["Adaptive Circuit Design Using Independently Biased Back-Gated Double-Gate MOSFETS"],"prefix":"10.1109","volume":"59","author":[{"given":"Jaeyoon","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul Michael","family":"Solomon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandip","family":"Tiwari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2006.282892"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1052035"},{"key":"ref31","author":"rabaey","year":"2003","journal-title":"Digital Integrated CircuitsA Design Perspective"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379721"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.896896"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2001.979527"},{"key":"ref12","author":"solomon","year":"2000","journal-title":"Physically based mixed mode compact model for the double gated FET"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1109\/SISPAD.2000.871229","article-title":"DC and AC performance analysis of 25 nm symmetric\/asymmetric double gate, back gate and bulk CMOS","author":"ieong","year":"0","journal-title":"Proc 2000 Int Conf Simulation of Semiconductor Processes and Devices"},{"key":"ref14","first-page":"238","article-title":"Multi-subband Monte Carlo simulation of bulk MOSFETs for the 32 nm-node and beyond","author":"sampedro","year":"2010","journal-title":"Proc 2010 IEEE ESSDERC Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2010.5618377"},{"key":"ref16","first-page":"1407","article-title":"Device design considerations for double gate, ground plane, and single gated ultra-thin SOI MOSFET's at the 25 nm channel length generation","author":"wong","year":"1996","journal-title":"IEDM Tech Dig"},{"key":"ref17","year":"2010","journal-title":"Atlas User Manual"},{"key":"ref18","author":"press","year":"1986","journal-title":"Numerical Recipes The Art of Scientific Computing"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1109\/9780470547182","author":"liu","year":"2001","journal-title":"MOSFET Models for SPICE Simulation Including BSIM3v3 and BSIM4"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998265"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2000.835145"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.987094"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el:20040028"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464513"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2158708"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034684"},{"key":"ref8","first-page":"553","article-title":"Monte Carlo simulation of a 30 nm dual-gate MOSFET: How far can Si go?","author":"frank","year":"0","journal-title":"Int Electron Devices Meeting 1992 Tech Dig"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1109\/VLSIT.2001.934972","article-title":"Scalability and biasing strategy for CMOS with active well bias","author":"huang","year":"2001","journal-title":"2001 Symp VLSI Technology Dig"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/16.568045"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0169"},{"key":"ref20","year":"0"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2003029"},{"key":"ref21","author":"aisola","year":"1996","journal-title":"Verilog-A Language Reference Manual Version 1 0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896909"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373462"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.661211"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6174505\/06072281.pdf?arnumber=6072281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:14Z","timestamp":1633909634000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6072281\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":33,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2011.2169743","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}