{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T16:09:51Z","timestamp":1780502991323,"version":"3.54.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/tcsi.2011.2169854","type":"journal-article","created":{"date-parts":[[2012,2,10]],"date-time":"2012-02-10T19:25:56Z","timestamp":1328901956000},"page":"685-695","source":"Crossref","is-referenced-by-count":40,"title":["Exploiting Process Variation and Noise in Comparators to Calibrate Interstage Gain Nonlinearity in Pipelined ADCs"],"prefix":"10.1109","volume":"59","author":[{"given":"Nan","family":"Sun","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1002\/9780470374122"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/82.826744"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.880034"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"531","DOI":"10.1109\/TCSII.2003.816921","article-title":"A background calibration techniques for multi-stage pipelined ADCs with digital redundancy","volume":"50","author":"li","year":"2003","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref11","first-page":"276","article-title":"A split-ADC architecture for deterministic digital background calibration of a 16b 1 MS\/s ADC","author":"mcneill","year":"2005","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914260"},{"key":"ref13","first-page":"546","article-title":"A 1 V 11b 200 MS\/s pipelined ADC with digital background calibration in 65 nm CMOS","author":"hsueh","year":"2008","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836230"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845986"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925373"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.923724"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.924369"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014702"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819167"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.375965"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2024809"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.808906"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.953477"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.839534"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.735532"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028756"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835826"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.643645"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821306"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/82.554434"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2033532"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2034077"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2001830"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2087990"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.910645"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845972"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2082850"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6174505\/06151225.pdf?arnumber=6151225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:16Z","timestamp":1633909636000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6151225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":32,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2011.2169854","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}