{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T04:53:00Z","timestamp":1780635180026,"version":"3.54.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/tcsi.2011.2173387","type":"journal-article","created":{"date-parts":[[2011,12,15]],"date-time":"2011-12-15T21:12:47Z","timestamp":1323983567000},"page":"1156-1167","source":"Crossref","is-referenced-by-count":22,"title":["A Dual-Loop Clock and Data Recovery Circuit With Compact Quarter-Rate CMOS Linear Phase Detector"],"prefix":"10.1109","volume":"59","author":[{"given":"Yung Sern","family":"Tan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kiat Seng","family":"Yeo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chirn Chye","family":"Boon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Manh Anh","family":"Do","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.918913"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880617"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031016"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883334"},{"key":"ref14","first-page":"3281","article-title":"A 1\/4 rate linear phase detector for PLL-based CDR circuits","author":"saffari","year":"2006","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/TCSII.2008.2008520","article-title":"A 5-Gbit\/s clock- and data-recovery circuit with 1\/8-rate linear phase detector in 0.18- <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS technology","volume":"56","author":"young-suk","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829935"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2008.930152"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/el:20031142"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICSES.2008.4673370"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031042"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22402"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"441","DOI":"10.1109\/TCSI.2010.2072190","article-title":"Power optimization of an 11.75-Gb\/s combined decision feedback equalizer and clock data recovery circuit in 0.18- <ref_formula> <tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS","volume":"58","author":"lijun","year":"2011","journal-title":"IEEE Trans Circuits and Systems I Reg Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el:19750415"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.902414"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.50"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.931647"},{"key":"ref9","first-page":"228","article-title":"A 40 Gb\/s CDR with adaptive decision-point control using eye-opening-monitor feedback","author":"noguchi","year":"0","journal-title":"Dig Tech Papers IEEE Int Solid-State Circuits Conf 2008 (ISSCC 2008)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2002.1024421"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds.20045090"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.920069"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916400"},{"key":"ref24","first-page":"iv-293","article-title":"A 5-Gb\/s 1\/8-rate CMOS clock and data recovery circuit","volume":"4","author":"kyu","year":"0","journal-title":"Proc Int Symp Circuits and Systems (ISCAS)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2008.5580147"},{"key":"ref26","first-page":"88","article-title":"A CMOS 5.4\/3.24 Gbps dual-rate clock and data recovery design for DisplayPort v1.2","author":"jae-wook","year":"2010","journal-title":"SOC Conference (SOCC) 2010 IEEE International"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813292"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6204215\/06104401.pdf?arnumber=6104401","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:53:17Z","timestamp":1633909997000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6104401\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":26,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2011.2173387","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}