{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,6]],"date-time":"2023-10-06T19:56:37Z","timestamp":1696622197359},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/tcsi.2012.2190677","type":"journal-article","created":{"date-parts":[[2012,4,16]],"date-time":"2012-04-16T18:26:24Z","timestamp":1334600784000},"page":"2738-2748","source":"Crossref","is-referenced-by-count":4,"title":["Integer-N PLLs Verification Methodology: Large Signal Steady State and Noise Analysis"],"prefix":"10.1109","volume":"59","author":[{"given":"Bo","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edouard","family":"Ngoya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.834516"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.802347"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120913"},{"key":"ref13","author":"demir","year":"1997","journal-title":"Analysis and simulation of noise in nonlinear electronic circuits and systems"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2000.951618"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2008502"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref17","first-page":"1429","article-title":"A piecewise transistor-level simulation technique for the steady state and phase noise analysis of integer-N PLLs","author":"wang","year":"2008","journal-title":"IEEE MTT-S Int Microwave Symp Dig"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2143070"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/22.3524"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/22.954786"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/81.847872"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"key":"ref7","author":"kundert","year":"2006","journal-title":"Predicting the phase noise and jitter of PLL-based frequency synthesizers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.782091"},{"key":"ref1","author":"chen","year":"0","journal-title":"An Introduction to the PLL Library"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.844236"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6339093\/06184349.pdf?arnumber=6184349","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:22Z","timestamp":1633909882000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6184349\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":18,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2012.2190677","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}