{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T22:39:12Z","timestamp":1710369552541},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/tcsi.2012.2206456","type":"journal-article","created":{"date-parts":[[2012,8,7]],"date-time":"2012-08-07T18:05:32Z","timestamp":1344362732000},"page":"2858-2866","source":"Crossref","is-referenced-by-count":17,"title":["A 5.4\/2.7\/1.62-Gb\/s Receiver for DisplayPort Version 1.2 With Multi-Rate Operation Scheme"],"prefix":"10.1109","volume":"59","author":[{"family":"Won-Young Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kyu-Dong Hwang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Lee-Sup Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884391"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746387"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082272"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021913"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"2181","DOI":"10.1109\/JSSC.2003.818566","article-title":"A 40-Gb\/s clock and data recovery circuit in 0.18-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS technology","volume":"38","author":"lee","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.890301"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/22.17434"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.661206"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"2058","DOI":"10.1109\/JSSC.2006.880629","article-title":"A 20-Gb\/s adaptive equalizer in 0.13-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS technology","volume":"41","author":"lee","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2010.5681067"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047156"},{"key":"ref6","first-page":"528","article-title":"A 5.4 Gbps\/3.24 Gbps dual-rate CDR with strengthened up\/down pulse ratio","author":"yoo","year":"2009","journal-title":"IEEE Int SOC Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2010.5784642"},{"key":"ref8","year":"2007","journal-title":"DisplayPort Standard Version 1 1"},{"key":"ref7","first-page":"179","article-title":"A 2.7 Gbps &#38; 1.62 Gbps dual-mode clock and data recovery for DisplayPort in 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","author":"lee","year":"2009","journal-title":"IEEE Int SOC Conf"},{"key":"ref2","first-page":"184","article-title":"A 650 Mb\/s-to-8 Gb\/s referenceless CDR circuit with automatic acquisition of data rate","author":"lee","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916400"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856577"},{"key":"ref20","first-page":"190","article-title":"A 250 Mb\/s-to-3.4 Gb\/s HDMI receiver with adaptive loop updating frequencies and an adaptive equalizer","author":"luo","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903076"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822774"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1049\/piee.1963.0050"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031021"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6359940\/06262440.pdf?arnumber=6262440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:18Z","timestamp":1633909878000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6262440\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":24,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2012.2206456","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}