{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:51:07Z","timestamp":1761663067842},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/tcsi.2012.2206494","type":"journal-article","created":{"date-parts":[[2012,8,13]],"date-time":"2012-08-13T18:05:01Z","timestamp":1344881101000},"page":"2600-2610","source":"Crossref","is-referenced-by-count":19,"title":["A Novel Low Gate-Count Pipeline Topology With Multiplexer-Flip-Flops for Serial Link"],"prefix":"10.1109","volume":"59","author":[{"given":"Wei-Yu","family":"Tsai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching-Te","family":"Chiu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jen-Ming","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shawn S. H.","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yar-Sun","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el:20040090"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2006.882384"},{"key":"ref12","first-page":"362","article-title":"A 40 Gb\/s full-rate 2:1 MUX in 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS","author":"yazdi","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.924861"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537547"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892156"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2206494"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2172716"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2023772"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031026"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466602"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.841503"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848177"},{"key":"ref5","first-page":"81","article-title":"A low-power, high-speed CMOS\/CML 16:1 serializer","author":"tondo","year":"2009","journal-title":"Proc Argentine School Micro-Nanoelectron Technol Appl (EAMTA)"},{"key":"ref8","first-page":"234","article-title":"Under 0.5 W 50 Gb\/s full-rate 4:1 MUX and 1:4 DEMUX in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> InP HEMT technology","volume":"1","author":"suzuki","year":"2004","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804338"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1109\/TCSI.2008.926578","article-title":"A tree-topology multiplexer for multiphase clock system","volume":"56","author":"lu","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.892220"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891495"},{"key":"ref20","first-page":"358","article-title":"A 40 Gb\/s multi-data-rate CMOS transceiver chipset with SFI-5 interface for optical transmission systems","author":"amamiya","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2057970"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6339093\/06266712.pdf?arnumber=6266712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:18Z","timestamp":1633909878000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6266712\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":21,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2012.2206494","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}