{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T17:24:43Z","timestamp":1785605083189,"version":"3.56.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T00:00:00Z","timestamp":1343779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/tcsi.2012.2206500","type":"journal-article","created":{"date-parts":[[2012,7,14]],"date-time":"2012-07-14T02:57:43Z","timestamp":1342234663000},"page":"1706-1719","source":"Crossref","is-referenced-by-count":26,"title":["A 4-GHz All Digital PLL With Low-Power TDC and Phase-Error Compensation"],"prefix":"10.1109","volume":"59","author":[{"given":"Ja-Yol","family":"Lee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mi-Jeong","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Byung-Hun","family":"Min","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seongdo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mun-Yang","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hyun-Kyu","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055303"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2158490"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6044960"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"455","DOI":"10.1109\/ESSCIRC.2011.6045005","article-title":"A 2.6 psrms-period-jitter 900 MHz all-digital fractional-N PLL built with standard cells","author":"su","year":"2011","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/25.182591"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012363"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074950"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055301"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.886896"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028753"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162769"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014729"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076591"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164011"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039530"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047453"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.1426"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/0470041951"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2163981"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/31.41296"},{"key":"ref21","first-page":"3291","author":"waheed","year":"2007","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295189"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1990.186192"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859586"},{"key":"ref25","article-title":"A 4-GHz low-power TDC-based all digital PLL having 9.6 mW and 1.2 ps rms jitter","author":"lee","year":"2011","journal-title":"Proc IEEE Int Microw Workshop Series (IMWS-IRFPT-2011)"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6248238\/06239620.pdf?arnumber=6239620","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:18Z","timestamp":1633909878000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6239620\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":26,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2012.2206500","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,8]]}}}