{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:24:41Z","timestamp":1772119481412,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2013,4,1]],"date-time":"2013-04-01T00:00:00Z","timestamp":1364774400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/tcsi.2012.2209298","type":"journal-article","created":{"date-parts":[[2012,8,13]],"date-time":"2012-08-13T18:05:01Z","timestamp":1344881101000},"page":"856-866","source":"Crossref","is-referenced-by-count":31,"title":["A Time-Domain High-Order MASH $\\Delta\\Sigma$ ADC Using Voltage-Controlled Gated-Ring Oscillator"],"prefix":"10.1109","volume":"60","author":[{"given":"Wonsik","family":"Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaewook","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"KwangSeok","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"SeongHwan","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.3606"},{"key":"ref11","first-page":"3934","article-title":"A time-based analog-to-digital converter using a multi-phase voltage-controlled oscillator","author":"kim","year":"2006","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925823"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/TCSI.2009.2018928","article-title":"Analysis and design of voltage-controlled oscillator based analog-to-Digital converter","volume":"57","author":"kim","year":"2010","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref14","first-page":"155","article-title":"A 0.02 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">${\\hbox {mm}}^{2}$<\/tex><\/formula> 65 nm CMOS 30 MHz BW all-digital differential VCO-based ADC with 64 dB SNDR","author":"daniels","year":"2010","journal-title":"Proc IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2073193"},{"key":"ref16","first-page":"480","article-title":"A 1.7 mW 11 b 1-1-1 MASH <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex> <\/formula> time-to-Digital converter","author":"cao","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref17","first-page":"518","article-title":"A 40-nm 640 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox {m}}^{2}$<\/tex><\/formula> 45-dB opampless all-digital second -order MASH <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/formula> ADC","author":"konishi","year":"2011","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref18","first-page":"270","article-title":"A 71 dB SFDR open loop VCO-based ADC using 2-level PWM modulation","author":"rao","year":"2011","journal-title":"Proc IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref28","year":"2010","journal-title":"MATLAB Version 7 10 0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234320"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012676"},{"key":"ref3","first-page":"470","article-title":"A 4 GHz CT <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/formula> ADC with 70 dB DR and <formula formulatype=\"inline\"><tex Notation=\"TeX\">${- 74}~{\\rm dBFS}$<\/tex><\/formula> THD in 125 MHz BW","author":"bolatkale","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","first-page":"188","article-title":"A 0.024 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">${\\hbox {mm}}^{2}$<\/tex><\/formula> 8 b 400 MS\/s SAR ADC with 2\/b cycle and resistive DAC in 65 nm CMOS","author":"hegong","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586012"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042249"},{"key":"ref7","first-page":"190","article-title":"A resolution-reconfigurable 5-to-10 b 0.4-to-1 V power scalable SAR ADC","author":"yip","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","first-page":"131","article-title":"A 14 b 20 mW 640 MHz CMOS CT <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex> <\/formula> ADC with 20 MHz signal bandwidth and 12 b ENOB","author":"mitteregger","year":"2006","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref9","first-page":"84","article-title":"A 10 b 500 MHz 55 mW CMOS ADC","author":"verma","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","first-page":"174","article-title":"A 20 MHz BW 68 dB DR CT <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex> <\/formula> ADC based on a multi-bit time-domain quantizer and feedback element","author":"dhanasekaran","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"ref22","author":"johns","year":"1997","journal-title":"Analog Integrated Circuit Design"},{"key":"ref21","author":"straayer","year":"2008","journal-title":"Noise Shaping Techniques for Analog and Time to Digital Converters Using Voltage Controlled Oscillators"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.90025"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843591"},{"key":"ref26","first-page":"67","article-title":"A 480-MHz to 1-GHz sub-picosecond clock generator with a fast and accurate automatic frequency calibration in 0.13-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex> <\/formula> CMOS","author":"lee","year":"2007","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/82.769775"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6486561\/06266713.pdf?arnumber=6266713","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:41:45Z","timestamp":1638218505000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6266713\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":28,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2012.2209298","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,4]]}}}