{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,28]],"date-time":"2025-09-28T06:50:30Z","timestamp":1759042230344},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2013,4,1]],"date-time":"2013-04-01T00:00:00Z","timestamp":1364774400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/tcsi.2012.2215393","type":"journal-article","created":{"date-parts":[[2012,10,18]],"date-time":"2012-10-18T15:29:25Z","timestamp":1350574165000},"page":"896-907","source":"Crossref","is-referenced-by-count":7,"title":["Analysis of Pull-in Range Limit by Charge Pump Mismatch in a Linear Phase-Locked Loop"],"prefix":"10.1109","volume":"60","author":[{"given":"Tsutomu","family":"Yoshimura","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuhei","family":"Iwade","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Makino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshio","family":"Matsuda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"egan","year":"1998","journal-title":"Phase-Lock Basics"},{"key":"ref11","author":"best","year":"1993","journal-title":"Phase-Locked Loops"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1109\/GAAS.1985.10399547","article-title":"GaAs monolithic digital phase\/frequency discriminator","author":"shahriary","year":"1985","journal-title":"IEEE Proc GaAs IC Symp Tech Dig"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.173100"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.1985.1074356"},{"key":"ref15","author":"viterbi","year":"1966","journal-title":"Principles of Coherent Communication"},{"key":"ref16","first-page":"-12c","article-title":"A study of the relation between the pull-in range in the CDR-PLL with a linear phase detector and the variation of the charge pump current of a PLL","author":"fukai","year":"2009","journal-title":"Proc IEICE 2009 General Conf"},{"key":"ref17","first-page":"71","article-title":"A study of pull-in lock simulation in CDR-PLL","volume":"110","author":"shimizu","year":"2010","journal-title":"Proc IEICE Technol Rep"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"1628","DOI":"10.1109\/TCSI.2008.916700","article-title":"Comprehensive behavioral modeling of conventional and dual-tuning PLLs","volume":"55","author":"bizjak","year":"2008","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545331"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826319"},{"key":"ref6","author":"devito","year":"1996","journal-title":"Monolithic Phase-Locked Loops and Clock and Data Recovery Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.18592"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref7","article-title":"A 10 Gbase Ethernet Transceiver (LAN PHY) in a 1.8 V, 0.18 um SOI\/CMOS Technology","volume":"e86 c","author":"yoshimura","year":"2003","journal-title":"IEICE Trans Electron"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.972147"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/31.14463"},{"key":"ref20","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6486561\/06298056.pdf?arnumber=6298056","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,30]],"date-time":"2024-04-30T11:20:50Z","timestamp":1714476050000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6298056\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":20,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2012.2215393","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,4]]}}}