{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T06:59:28Z","timestamp":1771657168723,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/tcsi.2012.2215751","type":"journal-article","created":{"date-parts":[[2012,9,20]],"date-time":"2012-09-20T15:21:34Z","timestamp":1348154494000},"page":"37-50","source":"Crossref","is-referenced-by-count":22,"title":["A Dividerless PLL With Low Power and Low Reference Spur by Aperture-Phase Detector and Phase-to-Analog Converter"],"prefix":"10.1109","volume":"60","author":[{"given":"Deyun","family":"Cai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haipeng","family":"Fu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junyan","family":"Ren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiat Seng","family":"Yeo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.858322"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.997845"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2009.2025432"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.910481"},{"key":"ref14","first-page":"141","article-title":"A 2.1-GHz PLL with <formula formulatype=\"inline\"><tex Notation=\"TeX\">${-}80$<\/tex><\/formula> dBc\/<formula formulatype=\"inline\"><tex Notation=\"TeX\">${-}74$<\/tex><\/formula> dBc reference spur based on aperture-phase detector and phase-to-analog converter","author":"cai","year":"2011","journal-title":"Proc IEEE ASSCC Symp Dig"},{"key":"ref15","first-page":"36","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integtated Circuits"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2097694"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref19","author":"vaucher","year":"2002","journal-title":"Architectures for RF Frequency Synthesizers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143950"},{"key":"ref6","first-page":"448","article-title":"A fully differential charge pump with accurate current matching and rail-to-rail common-mode feedback circuit","author":"yang","year":"2008","journal-title":"Proc ISCAS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053094"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.879100"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:20092727"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2009.2014449"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889360"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.735707"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.839909"},{"key":"ref22","first-page":"1728","article-title":"A 2.4-GHz fractional-N PLL with a PFD\/CP linearization and an improved CP circuit","author":"ti","year":"2008","journal-title":"Proc SCAS"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010792"},{"key":"ref24","author":"banerjee","year":"2006","journal-title":"PLL Performance Simulation and Design"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914283"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6403532\/06297489.pdf?arnumber=6297489","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:41:49Z","timestamp":1638218509000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6297489\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2012.2215751","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1]]}}}