{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:34:52Z","timestamp":1765355692343},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2013,2,1]],"date-time":"2013-02-01T00:00:00Z","timestamp":1359676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/tcsi.2012.2215781","type":"journal-article","created":{"date-parts":[[2013,1,24]],"date-time":"2013-01-24T19:10:05Z","timestamp":1359054605000},"page":"303-313","source":"Crossref","is-referenced-by-count":7,"title":["A 20 Gb\/s Clock and Data Recovery With a Ping-Pong Delay Line for Unlimited Phase Shifting in 65 nm CMOS Process"],"prefix":"10.1109","volume":"60","author":[{"given":"Young-Ho","family":"Kwak","sequence":"first","affiliation":[]},{"given":"Yongtae","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Sewook","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004532"},{"key":"ref31","year":"0","journal-title":"Measuring Jitter in Digital Systems"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1049\/piee.1963.0050"},{"key":"ref10","first-page":"46","article-title":"A 20 Gb\/s burst-mode CDR circuit using injection locking technique","author":"lee","year":"2005","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705317"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917522"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672166"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021913"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.760373"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839811"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.918916"},{"key":"ref28","first-page":"13","author":"yang","year":"0","journal-title":"Phase-Locking in High-Performance Systems From Devices to Architectures"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838009"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2002561"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240903"},{"key":"ref6","first-page":"340","article-title":"A 20 Gb\/s embedded clock transceiver in 90 nm CMOS","author":"jaussi","year":"2006","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.826820"},{"key":"ref5","first-page":"90","article-title":"A 20 Gb\/s forwarded clock transceiver in 90 nm CMOS","author":"casper","year":"2006","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813292"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.918913"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.881207"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.806284"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.668986"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845989"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862347"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852868"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2003.1252801"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884194"},{"key":"ref26","first-page":"353","article-title":"A 3.2 Gb\/s oversampling CDR with improved jitter tolerance","author":"brownlee","year":"2007","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2005.1557348"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6419840\/06419863.pdf?arnumber=6419863","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:41:50Z","timestamp":1638218510000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6419863\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":32,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2012.2215781","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,2]]}}}