{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T04:18:25Z","timestamp":1745381905054,"version":"3.40.4"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/tcsi.2012.2220453","type":"journal-article","created":{"date-parts":[[2013,5,15]],"date-time":"2013-05-15T18:06:42Z","timestamp":1368641202000},"page":"1369-1380","source":"Crossref","is-referenced-by-count":6,"title":["Programmable ANalog Device Array (PANDA): A Methodology for Transistor-Level Analog Emulation"],"prefix":"10.1109","volume":"60","author":[{"given":"Jounghyuk","family":"Suh","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA"}]},{"given":"Naveen","family":"Suda","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA"}]},{"given":"Cheng","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA"}]},{"given":"Nagib","family":"Hakim","sequence":"additional","affiliation":[{"name":"Intel Architecture Group, Santa Clara, CA, USA"}]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA"}]},{"given":"Bertan","family":"Bakkaloglu","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Arizona State University, Tempe, AZ, USA"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/82.775391"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535521"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.982418"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/82.913181"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925351"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672061"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535520"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024801"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681604"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.880372"},{"journal-title":"Modern Semiconductor Devices for Integrated Circuits","year":"2010","author":"hu","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818298"},{"key":"ref4","first-page":"30","article-title":"Programmable analogueICs challenge spice-and-breadboard designs","author":"marsh","year":"2001","journal-title":"EDN Europe"},{"journal-title":"Design for reliability of low-voltage switched-capacitor circuits","year":"1999","author":"abo","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837247"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1504\/IJES.2005.009948"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2006.12"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1996.541896"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1991.689120"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.853401"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008241730592"},{"journal-title":"International technology roadmap of semiconductors","year":"2010","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.802657"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.127337"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2005.1499976"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040115"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606585"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2001","author":"razavi","key":"ref25"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6519344\/06516619.pdf?arnumber=6516619","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T17:44:42Z","timestamp":1745343882000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6516619\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":30,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2012.2220453","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2013,6]]}}}