{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T13:36:31Z","timestamp":1773668191585,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/tcsi.2012.2220507","type":"journal-article","created":{"date-parts":[[2013,1,14]],"date-time":"2013-01-14T19:19:38Z","timestamp":1358191178000},"page":"1469-1477","source":"Crossref","is-referenced-by-count":70,"title":["Magnetic Adder Based on Racetrack Memory"],"prefix":"10.1109","volume":"60","author":[{"given":"Hong-Phuc","family":"Trinh","sequence":"first","affiliation":[]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Jacques-Olivier","family":"Klein","sequence":"additional","affiliation":[]},{"given":"Yue","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Dafine","family":"Ravelsona","sequence":"additional","affiliation":[]},{"given":"Claude","family":"Chappert","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","article-title":"Non-volatile memory and normally-off computing","author":"kawahara","year":"2011","journal-title":"Proc IEEE\/ACM ASP-DAC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.200778135"},{"key":"ref11","year":"2010","journal-title":"International Technology Roadmap for Semiconductors Update"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.1.091301"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.848129"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2150238"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.2039"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.3536482"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1126\/science.1145799","article-title":"Magnetic domain-wall racetrack memory","volume":"320","author":"parkin","year":"2008","journal-title":"Sci"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"209","DOI":"10.1126\/science.1154587","article-title":"Current-controlled magnetic domain-wall nanowire shift register","volume":"320","author":"hayashi","year":"2008","journal-title":"Science"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1063\/1.3558917"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/0375-9601(75)90174-7"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1063\/1.4716460"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2024"},{"key":"ref29","author":"patterson","year":"1993","journal-title":"Computer Organization & Design The Hardware\/Software Interface"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.74.3273"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424368"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1063\/1.2976435"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2008.2006872"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2008.4802475"},{"key":"ref20","first-page":"24.3.1","article-title":"Racetrack memory cell array with integrated magnetic tunnel junction readout","author":"thomas","year":"2011","journal-title":"Proc IEEE IEDM"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e88-a.6.1408"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1063\/1.372806"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.836868"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024325"},{"key":"ref26","year":"2009","journal-title":"STMicroelectronics Manuel of Design kit for CMOS 65 nm"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2158294"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6519344\/06410375.pdf?arnumber=6410375","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:41:53Z","timestamp":1638218513000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6410375\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":30,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2012.2220507","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,6]]}}}