{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T02:45:14Z","timestamp":1784169914890,"version":"3.55.0"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/tcsi.2012.2230587","type":"journal-article","created":{"date-parts":[[2013,6,25]],"date-time":"2013-06-25T18:36:03Z","timestamp":1372185363000},"page":"1726-1739","source":"Crossref","is-referenced-by-count":69,"title":["An 8-Bit Single-Ended Ultra-Low-Power SAR ADC With a Novel DAC Switching Method and a Counter-Based Digital Control Circuitry"],"prefix":"10.1109","volume":"60","author":[{"given":"Weibo","family":"Hu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yen-Ting","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tam","family":"Nguyen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"DonaldY. C.","family":"Lie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Brian P.","family":"Ginsburg","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2102590"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905237"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425772"},{"key":"ref30","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref36","first-page":"120","author":"taur","year":"1998","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref34","first-page":"74","article-title":"A resolution-reconfigurable 5-to-10 b 0.4-to-1 V power scalable SAR ADC","author":"yip","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref11","first-page":"92","article-title":"A 3.2 fJ\/c.-s. 0.35 V 10 b 100 KS\/s SAR ADC in 90 nm CMOS","author":"tai","year":"2012","journal-title":"Proc IEEE Symp VLSI Circuits Dig"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271767"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373420"},{"key":"ref18","author":"razavi","year":"2000","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378860"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1978.1084494"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014707"},{"key":"ref27","first-page":"81","article-title":"Optimum control logic for successive approximation A\/D converters","volume":"11","author":"anderson","year":"1972","journal-title":"Comput Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042245"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191209"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945371"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LISSA.2011.5754148"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185352"},{"key":"ref7","first-page":"244","article-title":"A 1.9 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{W}$<\/tex> <\/ref_formula> 4.4 fJ\/conversion-step 10 b 1 MS\/s charge-redistribution ADC","author":"van elzakker","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"1086","article-title":"Implantable bio-medical SoC for ICD with wireless communication system","author":"cho","year":"2009","journal-title":"Proc IEEE 59th Electron Compon Technol Conf"},{"key":"ref9","first-page":"472","article-title":"A 7-to-10 b 0-to-4 MS\/s flexible SAR ADC with 6.5-to-16 fJ\/conversion-step","author":"harpe","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837027"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1145\/1391469.1391532","article-title":"the mixed signal optimum energy point: voltage and parallelism","author":"ginsburg","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref22","first-page":"466","article-title":"A 1.7 mW 11 b 250 MS\/s 2 <ref_formula> <tex Notation=\"TeX\">$\\times$<\/tex><\/ref_formula> interleaved fully dynamic pipelined SAR ADC in 40 nm digital CMOS","author":"verbruggen","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"2631","DOI":"10.1109\/JSSC.2008.2006315","article-title":"A 150 MS\/s 133 <ref_formula> <tex Notation=\"TeX\">$\\mu\\hbox{W}$<\/tex><\/ref_formula> 7 bit ADC in 90 nm digital CMOS","volume":"43","author":"van der plas","year":"2008","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012329"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"2669","DOI":"10.1109\/JSSC.2006.884231","article-title":"A 6-bit 600-MS\/s 5.3-mW asynchronous ADC in 0.13-<ref_formula><tex Notation=\"TeX\">$\\mu{\\hbox{m}}$<\/tex><\/ref_formula> CMOS","volume":"41","author":"chen","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/el:19961113"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6547190\/06547197.pdf?arnumber=6547197","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:41:57Z","timestamp":1638218517000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6547197\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":36,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2012.2230587","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7]]}}}