{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T01:17:05Z","timestamp":1773019025398,"version":"3.50.1"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/tcsi.2013.2239164","type":"journal-article","created":{"date-parts":[[2013,1,29]],"date-time":"2013-01-29T19:01:50Z","timestamp":1359486110000},"page":"2139-2152","source":"Crossref","is-referenced-by-count":42,"title":["A New RNS based DA Approach for Inner Product Computation"],"prefix":"10.1109","volume":"60","author":[{"given":"Chan Hua","family":"Vun","sequence":"first","affiliation":[]},{"family":"Premkumar","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126604001970"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/82.664236"},{"key":"ref12","first-page":"3","article-title":"A Logic for High-Speed Addition","author":"weinberger","year":"1958","journal-title":"National Bureau of Standards"},{"key":"ref13","first-page":"130","author":"mano","year":"1997","journal-title":"Logic and Computer Design Fundamentals"},{"key":"ref14","year":"0","journal-title":"Predictive Technology Model"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272165"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.777933"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1021158221825"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/82.749106"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-010-0537-y"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SCET.2012.6342081"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1142\/p523","author":"omondi","year":"2007","journal-title":"Residue Number Systems Theory and Implementation"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/53.29648"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993671"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6567958\/06423225.pdf?arnumber=6423225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:41:59Z","timestamp":1638218519000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6423225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":14,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2239164","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,8]]}}}