{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T06:22:57Z","timestamp":1748586177969,"version":"3.40.4"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/tcsi.2013.2244431","type":"journal-article","created":{"date-parts":[[2013,6,11]],"date-time":"2013-06-11T18:02:22Z","timestamp":1370973742000},"page":"2401-2411","source":"Crossref","is-referenced-by-count":5,"title":["Asynchronous Data Sampling Within Clock-Gated Double Edge-Triggered Flip-Flops"],"prefix":"10.1109","volume":"60","author":[{"given":"Xiaowen","family":"Wang","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Vanderbilt University, Nashville, TN, USA"}]},{"given":"William H.","family":"Robinson","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Vanderbilt University, Nashville, TN, USA"}]}],"member":"263","reference":[{"key":"ref10","first-page":"425","article-title":"A dual-pulse-clock double edge triggered flip-flop for low voltage and high speed application","volume":"5","author":"cheng","year":"2003","journal-title":"Proc IEEE Int Symp Circuits and Systems (ISCAS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937624"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893623"},{"key":"ref13","first-page":"648","article-title":"A low-swing clock double-edge triggered flip-flop","volume":"37","author":"kim","year":"2001","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/82.592586"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1063803.1063805"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/81.841927"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/775988.775989"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2000.876767"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020038"},{"key":"ref4","first-page":"566","article-title":"Low-power double edge-triggered flip-flop circuit design","author":"yu","year":"2008","journal-title":"Proc Int Conf Innovative Computing Information and Control (ICICIC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1108956.1108957"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.285754"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.1999.814435"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844302"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.894168"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225877"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"journal-title":"Low Power Methodology Manual For System-on-Chip Design","year":"2007","author":"keating","key":"ref1"},{"key":"ref20","first-page":"159","article-title":"A low-power clock gating cell optimized for low-voltage operation in a 45-nm technology","author":"datta","year":"2010","journal-title":"ACM\/IEEE Int Symp Low-Power Electronics and Design (ISLPED)"},{"key":"ref22","first-page":"1","article-title":"Double edge-triggered half-static clock-gated D-type flip-flop","author":"tam","year":"2010","journal-title":"Proc IEEE Int Conf Electron Devices and Solid-State Circuits (EDSSC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2009.0059"},{"journal-title":"Gating for Dual Edge-Triggered Clocking","year":"0","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548695"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6587116\/06529172.pdf?arnumber=6529172","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T17:44:41Z","timestamp":1745343881000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6529172\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":24,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2244431","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2013,9]]}}}