{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,15]],"date-time":"2024-07-15T05:19:57Z","timestamp":1721020797297},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/tcsi.2013.2246311","type":"journal-article","created":{"date-parts":[[2013,2,13]],"date-time":"2013-02-13T19:14:23Z","timestamp":1360782863000},"page":"517-528","source":"Crossref","is-referenced-by-count":9,"title":["Architectures and Circuit Techniques for Multi-Purpose Digital Phase Lock Loops"],"prefix":"10.1109","volume":"60","author":[{"given":"Krishnaswamy","family":"Nagaraj","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anant S.","family":"Kamath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karthik","family":"Subburaj","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Biman","family":"Chattopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gopalkrishna","family":"Nayak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satya Sai","family":"Evani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Neeraj P.","family":"Nayak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Indu","family":"Prathapan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baher","family":"Haroun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"A 2 GHz digital PLL, with temperature lock range of <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$-40~^{\\circ}{\\rm C}$<\/tex><\/formula> to 125 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{\\circ}{\\rm C}$<\/tex><\/formula>, in 45 nm CMOS","author":"chattopadhyay","year":"2011","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref11","year":"0","journal-title":"Sigma Delta Digital to Analog Converter with Wide Output Range and Improved Linearity"},{"key":"ref12","year":"0","journal-title":"Feedback System Incorporating Slow Digital Switching for Glitch-Free State Changes"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022304"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040306"},{"key":"ref15","first-page":"459","article-title":"A 90 nm gated-ring-oscillator-based Vernier time-to-digital converter for DPLLs","author":"lu","year":"2011","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077110"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585960"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012363"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077370"},{"key":"ref4","first-page":"547","article-title":"A 65 nm CMOS, ring-oscillator based, high accuracy Digital Phase Lock Loop for USB2.0","author":"kamath","year":"2009","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref3","year":"0","journal-title":"Ring Oscillator"},{"key":"ref6","first-page":"480","article-title":"A 86 MHz-to-12 GHz digital-intensive phase-modulated fractional-<formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm N}$<\/tex><\/formula> PLL using a 15 pJ\/Shot 5 ps TDC in 40 nm digital CMOS","author":"borremans","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","year":"0","journal-title":"Systems and Methods for Drift Compensation in a Control Circuit"},{"key":"ref8","first-page":"1","article-title":"A 1.6 mW 1.6 ps-rms-Jitter 2.5 GHz digital PLL with 0.7-to-3.5 GHz frequency range in 90 nm CMOS","author":"yin","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref7","first-page":"472","article-title":"A calibration-free 800 MHz fractional-<formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm N}$<\/tex><\/formula> Digital PLL with embedded TDC","author":"chen","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"488","article-title":"A PVT tolerant 0.18 MHz to 600 MHz self-calibrated digital PLL in 90 nm CMOS process","author":"lin","year":"2004","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref9","first-page":"47","article-title":"A 1.8 GHz digital PLL in 65 nm CMOS","author":"chattopadhyay","year":"2011","journal-title":"Proc Int Conf VLSI Design"},{"key":"ref1","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"1039","DOI":"10.1109\/4.848214","article-title":"A family of low-power truly modular dividers in standard 0.35 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS technology","volume":"35","author":"vaucher","year":"2000","journal-title":"IEEE J Solid State Circuits"},{"key":"ref22","year":"0","journal-title":"Low Power Digital Phase Lock Loop"},{"key":"ref21","year":"0","journal-title":"High-Speed Frequency Divider and a Phase Lock Loop that Uses the Frequency Divider"},{"key":"ref24","year":"0","journal-title":"Loop Bandwidth Enhancement Technique for a Digital PLL and a HF Divider that Enables this Technique"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"2776","DOI":"10.1109\/JSSC.2008.2005704","article-title":"A low-noise wide-BW 3.6-GHz digital <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Sigma \\Delta $<\/tex><\/formula> fractional-<formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm N}$<\/tex><\/formula> frequency synthesizer with a noise shaping time-to-digital converter and quantization noise cancellation","volume":"43","author":"hsu","year":"2008","journal-title":"IEEE J Solid State Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1002\/0470041951"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/6468162\/06461470.pdf?arnumber=6461470","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:42:02Z","timestamp":1638218522000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6461470\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":26,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2246311","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3]]}}}