{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:19:08Z","timestamp":1764173948775},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T00:00:00Z","timestamp":1380585600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/tcsi.2013.2248832","type":"journal-article","created":{"date-parts":[[2013,3,18]],"date-time":"2013-03-18T19:09:46Z","timestamp":1363633786000},"page":"2606-2617","source":"Crossref","is-referenced-by-count":30,"title":["A 4th Order 3.6 GS\/s RF \/spl Sigma\/\/spl Delta\/ ADC With a FoM of 1 pJ\/bit"],"prefix":"10.1109","volume":"60","author":[{"given":"Ahmed","family":"Ashry","sequence":"first","affiliation":[]},{"given":"Hassan","family":"Aboushady","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.668987"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/82.847067"},{"key":"ref12","first-page":"127","article-title":"A 1.3-GHz IF digitizer using a 4th-order continuous-time bandpass <ref_formula><tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex> <\/ref_formula> modulator","author":"kaplan","year":"2003","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref13","author":"schreier","year":"1999","journal-title":"The Delta-Sigma Toolbox for MATLAB"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.409417"},{"key":"ref15","first-page":"21","article-title":"A generalized approach to design the CT <ref_formula><tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex><\/ref_formula> ADCs based on FIR DAC","author":"ashry","year":"2010","journal-title":"Proc IEEE Int Symp Circuits and Systems (ISCAS)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.2650"},{"key":"ref17","author":"razavi","year":"1998","journal-title":"RF Microelectronics"},{"key":"ref18","first-page":"1477","article-title":"Sinusoidal RF DACs for undersampled LC bandpass <ref_formula><tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex><\/ref_formula> modulators","author":"beilleau","year":"2007","journal-title":"Proc IEEE Int Midwest Symp Circuits and Systems (MWSCAS)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-008-9240-3"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1109\/JSSC.2006.889389","article-title":"A 63 dB SNR, 75-mW bandpass RF <ref_formula><tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex><\/ref_formula> ADC at 950 MHz using 3.8-GHz clock in 0.25- <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> SiGe BiCMOS technology","volume":"42","author":"thandri","year":"2007","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894794"},{"key":"ref6","first-page":"1","article-title":"A QPLL-timed direct-RF sampling band-pass <ref_formula><tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex><\/ref_formula> ADC with a 1.2 GHz tuning range in 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS","author":"gupta","year":"2011","journal-title":"Proc IEEE Radio Frequency Integrated Circuits Symp (RFIC)"},{"key":"ref5","first-page":"40","article-title":"A 48-dB DR 80-MHz BW 8.88-GS\/s bandpass <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> ADC for RF digitization with integrated PLL and polyphase decimation filter in 40 nm CMOS","author":"martens","year":"2011","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028914"},{"key":"ref7","first-page":"443","article-title":"A 6.1 GS\/s 52.8 mW 43 dB DR 80 MHz bandwidth 2.4 GHz RF bandpass <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> ADC in 40 nm CMOS","author":"ryckaert","year":"2010","journal-title":"Proc IEEE Radio Frequency Integrated Circuits Symp (RFIC)"},{"key":"ref2","article-title":"A 3.6 GS\/s, 15 mW, 50 dB SNDR, 28 MHz bandwidth RF <ref_formula><tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex> <\/ref_formula> ADC with a FoM of 1 pJ\/bit in 130 nm CMOS","author":"ashry","year":"2011","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/35.393001"},{"key":"ref9","first-page":"383","article-title":"A 1.3 V 26 mW 3.2 Gs\/s undersampled LC bandpass <ref_formula><tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex><\/ref_formula> ADC for a SDR ISM-band receiver in 130 nm CMOS","author":"beilleau","year":"2009","journal-title":"Proc IEEE Radio Frequency Integrated Circuits Symp (RFIC)"},{"key":"ref20","first-page":"287","article-title":"A continuous-time sigma-delta modulator with reduced jitter sensitivity","author":"ortmanns","year":"2002","journal-title":"Proc European Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001873"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1109\/ISCAS.1994.409188","article-title":"Analysis of timing jitter in cmos ring oscillators","volume":"4","author":"weigandt","year":"1994","journal-title":"Proc IEEE Int Symp Circuits and Systems (ISCAS)"},{"key":"ref24","first-page":"146","article-title":"An LC bandpass <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex> <\/ref_formula> ADC with 70 dB SNDR over 20 MHz bandwidth using CMOS DACs","author":"harrison","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"1648","DOI":"10.1109\/JSSC.2008.923728","article-title":"40 MHz IF 1 MHz bandwidth two-path bandpass <ref_formula><tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex><\/ref_formula> modulator with 72 dB DR consuming 16 mW","volume":"43","author":"galdi","year":"2008","journal-title":"IEEE J Solid-State Circuits"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6609087\/06481471.pdf?arnumber=6481471","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:42:02Z","timestamp":1638218522000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6481471\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":24,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2248832","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,10]]}}}