{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:07:49Z","timestamp":1759147669381,"version":"3.40.4"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/tcsi.2013.2252639","type":"journal-article","created":{"date-parts":[[2013,10,24]],"date-time":"2013-10-24T22:27:34Z","timestamp":1382653654000},"page":"2962-2972","source":"Crossref","is-referenced-by-count":24,"title":["A Novel Modulo $2^{n}-2^{k}-1$ Adder for Residue Number System"],"prefix":"10.1109","volume":"60","author":[{"given":"Shang","family":"Ma","sequence":"first","affiliation":[{"name":"National Key Laboratory of Science and Technology on Communications, University of Science and Technology of China, Chengdu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian-Hao","family":"Hu","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Science and Technology on Communications, University of Science and Technology of China, Chengdu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen-Hao","family":"Wang","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Science and Technology on Communications, University of Science and Technology of China, Chengdu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.980018"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2004.1363031"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895369"},{"key":"ref13","first-page":"468","article-title":"Modulo <ref_formula><tex Notation=\"TeX\">$2^{n}+1$<\/tex> <\/ref_formula> arithmetic units with embedded diminished-to-normal conversion","author":"vassalos","year":"2011","journal-title":"Proc Euromicro Conf Digital System Design (DSD)"},{"key":"ref14","first-page":"1","article-title":"Balanced minimal latency RNS addition for moduli set <ref_formula><tex Notation=\"TeX\">$\\{2^{n}-1,2^{n},2n+1\\}$<\/tex> <\/ref_formula>","author":"jaberipur","year":"2011","journal-title":"Proc 18th Int Conf Systems Signals and Image Processing (IWSSIP)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2001964"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"897","DOI":"10.1109\/TCSII.2008.923413","article-title":"VLSI design of diminished-one modulo <ref_formula><tex Notation=\"TeX\">$2^{n}+1$<\/tex><\/ref_formula> adder using circular carry selection","volume":"55","author":"lin","year":"2008","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.60"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70750"},{"key":"ref19","first-page":"243","article-title":"Arithmetic units for RNS moduli <ref_formula> <tex Notation=\"TeX\">$2^{n}-3$<\/tex><\/ref_formula> and <ref_formula><tex Notation=\"TeX\">$2^{n}+3$<\/tex> <\/ref_formula> operations","author":"matutino","year":"2010","journal-title":"Proc 10th EUROMICRO Conf Digital System Design Architectures Methods and Tools"},{"key":"ref4","first-page":"1","article-title":"<ref_formula><tex Notation=\"TeX\">$\\rho$<\/tex> <\/ref_formula>-direct form transposed and residue number systems for filter implementations","author":"bajard","year":"2011","journal-title":"Proc IEEE 54th Int Midwest Symp Circuits and Systems (MWSCAS)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993671"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.250610"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1987.1086130"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2011.6189975"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126605002726"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2004.1277887"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-008-0097-y"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/82.142036"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1001"},{"journal-title":"Binary Adder Architectures for Cell-Based VLSI and Their Synthesis","year":"1997","author":"zimmermann","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1587\/elex.9.193"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6646285\/06515341.pdf?arnumber=6515341","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T17:44:47Z","timestamp":1745343887000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6515341\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":22,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2252639","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}