{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T01:15:52Z","timestamp":1769908552994,"version":"3.49.0"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/tcsi.2013.2252652","type":"journal-article","created":{"date-parts":[[2013,5,30]],"date-time":"2013-05-30T18:07:40Z","timestamp":1369937260000},"page":"2030-2038","source":"Crossref","is-referenced-by-count":17,"title":["A Write-Back-Free 2T1D Embedded DRAM With Local Voltage Sensing and a Dual-Row-Access Low Power Mode"],"prefix":"10.1109","volume":"60","author":[{"given":"Wei","family":"Zhang","sequence":"first","affiliation":[{"name":"Department of ECE, University of Minnesota, Minneapolis, MN , USA"}]},{"given":"Ki Chul","family":"Chun","sequence":"additional","affiliation":[{"name":"Department of ECE, University of Minnesota, Minneapolis, MN , USA"}]},{"given":"Chris H.","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of ECE, University of Minnesota, Minneapolis, MN , USA"}]}],"member":"263","reference":[{"key":"ref10","first-page":"506","article-title":"A 700 MHz 2T1C embedded DRAM macro in a generic logic process with no boosted supplies","author":"chun","year":"2011","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330623"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705371"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840850"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839832"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014207"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842846"},{"key":"ref5","first-page":"270","article-title":"A 500 MHz random-access embedded 1 Mb DRAM macro in bulk CMOS","author":"romanovsky","year":"2008","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref8","first-page":"134","article-title":"A sub-0.9 V logic-compatible embedded DRAM with boosted 3T gain cell, regulated bit-line write scheme and PVT-tracking read reference bias","author":"chun","year":"2009","journal-title":"Proc VLSI Circuits Symp"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007155"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2084470"},{"key":"ref9","first-page":"192","article-title":"A 1.1 V, 667 MHz random cycle, asymmetric 2T gain cell embedded DRAM with a 99.9 percentile retention time of <formula formulatype=\"inline\"> <tex Notation=\"TeX\">${110}~\\mu{\\rm sec}$<\/tex><\/formula>","author":"chun","year":"2010","journal-title":"Proc VLSI Circuits Symp"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908006"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6567958\/06522141.pdf?arnumber=6522141","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T17:44:43Z","timestamp":1745343883000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6522141\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":13,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2252652","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,8]]}}}