{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:23:40Z","timestamp":1771705420359,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/tcsi.2013.2256172","type":"journal-article","created":{"date-parts":[[2013,4,26]],"date-time":"2013-04-26T18:01:22Z","timestamp":1366999282000},"page":"2920-2931","source":"Crossref","is-referenced-by-count":20,"title":["A Multichannel Serial Link Receiver With Dual-Loop Clock-and-Data Recovery and Channel Equalization"],"prefix":"10.1109","volume":"60","author":[{"given":"Nader","family":"Kalantari","sequence":"first","affiliation":[{"name":"Mindspeed Technology, Newport Beach"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James F.","family":"Buckwalter","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California, La Jolla, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843624"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903047"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320986"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164032"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el:19750415"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"},{"key":"ref18","author":"tan","year":"2006","journal-title":"Design of noise-robust clock and data recovery using an adaptive-bandwidth mixed PLL\/DLL"},{"key":"ref19","author":"agrawal","year":"2010","journal-title":"Design of high speed I\/O interfaces for high performance microprocessors"},{"key":"ref4","author":"razavi","year":"2003","journal-title":"Design of Integrated Circuits for Optical Communications"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545331"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916626"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"2181","DOI":"10.1109\/JSSC.2003.818566","article-title":"A 40-Gb\/s clock and data recovery circuit in 0.18-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu {\\rm m}$<\/tex><\/formula> CMOS technology","volume":"38","author":"lee","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.340422"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1990.110191"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039268"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884389"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857354"},{"key":"ref20","author":"pozar","year":"2005","journal-title":"Microwave Engineering"},{"key":"ref22","first-page":"1","article-title":"A 2.5?8 Gb\/s transceiver with 5-tap DFE and second order CDR against 28-inch channel and 5000 ppm SSC in 40 nm CMOS technology","author":"chen","year":"0","journal-title":"2010 IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705378"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185572"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856581"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2057970"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6646285\/06509474.pdf?arnumber=6509474","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T17:44:49Z","timestamp":1745343889000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6509474\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":25,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2256172","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}