{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T18:27:10Z","timestamp":1768069630112,"version":"3.49.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/tcsi.2013.2256236","type":"journal-article","created":{"date-parts":[[2013,7,18]],"date-time":"2013-07-18T18:02:01Z","timestamp":1374170521000},"page":"1979-1990","source":"Crossref","is-referenced-by-count":19,"title":["A 7-bit, 1.4 GS\/s ADC With Offset Drift Suppression Techniques for One-Time Calibration"],"prefix":"10.1109","volume":"60","author":[{"given":"Yuji","family":"Nakajima","sequence":"first","affiliation":[]},{"given":"Norihito","family":"Kato","sequence":"additional","affiliation":[]},{"given":"Akemi","family":"Sakaguchi","sequence":"additional","affiliation":[]},{"given":"Toshio","family":"Ohkido","sequence":"additional","affiliation":[]},{"given":"Takahiro","family":"Miki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"14","author":"figueiredo","year":"2009","journal-title":"Offset Reduction Techniques in High-Speed Analog-to-Digital Converters"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1991.689113"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.813584"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.822415"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042249"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848021"},{"key":"ref16","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18 ps <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm setup}+{\\rm hold}$<\/tex><\/formula> time","author":"schinkel","year":"2007","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(02)00027-6"},{"key":"ref18","author":"gray","year":"2009","journal-title":"Analysis and Design of Analog Integrated Circuits"},{"key":"ref19","year":"2011","journal-title":"BSIM4v4 7 MOSFET Model?User's Manual Chapter 9 High-Speed\/RF Models"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2168020"},{"key":"ref3","first-page":"1","article-title":"An 8-bit 1.5 GS\/s flash ADC using post-manufacturing statistical selection","author":"proesel","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref6","first-page":"2320","article-title":"A 90 nm CMOS 1.2 V 6b 1 GS\/s two-step subranging ADC","author":"figueiredo","year":"2006","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696294"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280860"},{"key":"ref7","first-page":"128","article-title":"A 16-mW 8-Bit 1-GS\/s subranging ADC in 55 nm CMOS","author":"chung","year":"2011","journal-title":"Proc Symp VLSI Circuits Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977315"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.402"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123603"},{"key":"ref20","first-page":"335","article-title":"A 6-bit 1.6 GS\/s flash ADC in 0.18-um CMOS with reversed-reference dummy","author":"hung","year":"2006","journal-title":"Proc IEEE A-SSCC Dig Tech Papers"},{"key":"ref22","first-page":"12","article-title":"A low power 6-bit flash ADC with reference voltage and common-mode calibration","author":"chen","year":"2008","journal-title":"Proc Symp VLSI Circuits Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342767"},{"key":"ref24","first-page":"151","article-title":"A 10b 200 MS\/s pipelined folding ADC with offset calibration","author":"hsu","year":"2007","journal-title":"Proc ESSCIRC Dig Tech Papers"},{"key":"ref23","first-page":"711","article-title":"Offset calibrating comparator array for 1.2-V, 6 bit, 4-G sample\/s flash ADCs using 0.13-um generic CMOS technology","author":"okada","year":"2003","journal-title":"Proc ESSCIRC Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IPEC.2012.6522647"},{"key":"ref25","article-title":"A 7b 1.4 GS\/s ADC with offset drift suppression techniques for one-time calibration","author":"nakajima","year":"2012","journal-title":"Proc IEEE Custom Integrated Circuits Conf"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6567958\/06563128.pdf?arnumber=6563128","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:42:06Z","timestamp":1638218526000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6563128\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":26,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2256236","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,8]]}}}