{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:04:57Z","timestamp":1761581097470,"version":"3.40.4"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/tcsi.2013.2264694","type":"journal-article","created":{"date-parts":[[2013,6,7]],"date-time":"2013-06-07T18:01:56Z","timestamp":1370628116000},"page":"3195-3204","source":"Crossref","is-referenced-by-count":40,"title":["Low-Latency Digit-Serial and Digit-Parallel Systolic Multipliers for Large Binary Extension Fields"],"prefix":"10.1109","volume":"60","author":[{"given":"Jeng-Shyang","family":"Pan","sequence":"first","affiliation":[{"name":"Innovative Information Industry Research Center (IIIRC), Shenzhen Graduate School, Harbin Institute of Technology, China"}]},{"given":"Chiou-Yng","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Computer Information and Network Engineering, Lunghwa University of Science and Technology, Taoyuan, Taiwan"}]},{"given":"Pramod Kumar","family":"Meher","sequence":"additional","affiliation":[{"name":"Institute for Infocomm Research, Singapore"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.163"},{"key":"ref31","first-page":"98","author":"aranha","year":"2012","journal-title":"Track at the RSA Conference 2012 (CT-RSA 2012) LNCS"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6856-5_6"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"1061","DOI":"10.1109\/TC.2005.147","article-title":"Low-complexity bit-parallel systolic Montgomery multipliers for special classes of <ref_formula><tex Notation=\"TeX\">${\\rm GF}(2^{m})$<\/tex><\/ref_formula>","volume":"54","author":"lee","year":"2005","journal-title":"IEEE Trans Computers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006080"},{"key":"ref12","first-page":"1193","article-title":"Scalable and systolic dual basis multiplier over <ref_formula><tex Notation=\"TeX\">${\\rm GF}(2^{m})$<\/tex> <\/ref_formula>","volume":"7","author":"chen","year":"2011","journal-title":"Int J Innovative Computing Inf Contr"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"103","DOI":"10.1007\/978-3-540-69499-1_9","article-title":"Digit-serial structures for the shifted polynomial basis multiplication over binary extension fields","volume":"5130","author":"hariri","year":"2008","journal-title":"Proc LNCS Intl Workshop Arithmetic of Finite Fields (WAIFI) ser LNCS"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.165"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20060314"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"476","DOI":"10.1109\/TVLSI.2004.842923","article-title":"A digit-serial multiplier for finite field <ref_formula> <tex Notation=\"TeX\">$GF(2^{m})$<\/tex><\/ref_formula>","volume":"13","author":"kim","year":"2005","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref17","first-page":"427","article-title":"Unified digit serial systolic montgomery multiplication architecture for special classes of polynomials over <ref_formula><tex Notation=\"TeX\">${\\rm GF}(2^{m})$<\/tex><\/ref_formula>","author":"talapatra","year":"2010","journal-title":"Proc 10th EUROMICRO Conf Digital System Design Architectures Methods and Tools"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1023\/A:1027422805851"},{"key":"ref19","first-page":"595","article-title":"Multiplication of multidigit numbers on automata","volume":"7","author":"karatsuba","year":"1963","journal-title":"Sov Phys -Dokl (Engl transl )"},{"journal-title":"IEEE Standard Specifications for Public-Key Cryptography","year":"2000","key":"ref4"},{"key":"ref28","article-title":"Improved FPGA implementations of parallel Karatsuba multiplication over <ref_formula><tex Notation=\"TeX\">$GF(2^{n})$<\/tex> <\/ref_formula>","author":"cheng","year":"2006","journal-title":"Proc 23rd Biennial Symp Commun"},{"journal-title":"National Institute of Standards and Technology","year":"2000","key":"ref3"},{"key":"ref27","first-page":"381","article-title":"A reconfigurable system on chip implementation for elliptic curve cryptography over <ref_formula><tex Notation=\"TeX\">$GF(2^{n})$<\/tex> <\/ref_formula>","author":"ernst","year":"2003","journal-title":"CHES 2002 LNCS 2523"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-004-0314-9"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539701398521"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.19"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.293263"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676441"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1137\/0108018"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139172769"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-007-9003-0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.49"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916622"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2181434"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19981906"},{"key":"ref23","article-title":"Super digit-serial systolic multiplier over <ref_formula><tex Notation=\"TeX\">$GF(2^{m})$<\/tex><\/ref_formula>","author":"lee","year":"2012","journal-title":"Proc 1st Genetic Evol Comput Conf"},{"journal-title":"NanGate Standard Cell Library","year":"0","key":"ref26"},{"key":"ref25","first-page":"633","article-title":"A systolic multiplier with LSB first algorithm over <ref_formula><tex Notation=\"TeX\">$GF(2^{m})$<\/tex> <\/ref_formula> which is as efficient as the one with MSB first algorithm","volume":"5","author":"kwon","year":"2003","journal-title":"Proc Int Symp Circuits Syst"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6671940\/06527288.pdf?arnumber=6527288","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T17:44:47Z","timestamp":1745343887000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6527288\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":32,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2264694","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2013,12]]}}}