{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T23:10:07Z","timestamp":1695683407944},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/tcsi.2013.2265961","type":"journal-article","created":{"date-parts":[[2013,6,17]],"date-time":"2013-06-17T18:11:55Z","timestamp":1371492715000},"page":"2009-2017","source":"Crossref","is-referenced-by-count":14,"title":["A 23.5 GHz PLL With an Adaptively Biased VCO in 32 nm SOI-CMOS"],"prefix":"10.1109","volume":"60","author":[{"given":"J.-O.","family":"Plouchart","sequence":"first","affiliation":[]},{"given":"M.","family":"Ferriss","sequence":"additional","affiliation":[]},{"given":"A. S.","family":"Natarajan","sequence":"additional","affiliation":[]},{"given":"A.","family":"Valdes-Garcia","sequence":"additional","affiliation":[]},{"given":"B.","family":"Sadhu","sequence":"additional","affiliation":[]},{"given":"A.","family":"Rylyakov","sequence":"additional","affiliation":[]},{"given":"B. D.","family":"Parker","sequence":"additional","affiliation":[]},{"given":"M.","family":"Beakes","sequence":"additional","affiliation":[]},{"given":"A.","family":"Babakhani","sequence":"additional","affiliation":[]},{"given":"S.","family":"Yaldiz","sequence":"additional","affiliation":[]},{"given":"L.","family":"Pileggi","sequence":"additional","affiliation":[]},{"given":"R.","family":"Harjani","sequence":"additional","affiliation":[]},{"given":"S.","family":"Reynolds","sequence":"additional","affiliation":[]},{"given":"J. A.","family":"Tierno","sequence":"additional","affiliation":[]},{"given":"D.","family":"Friedman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842851"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871614"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2252513"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143950"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804354"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433941"},{"key":"ref6","first-page":"29","article-title":"3-dimensional vertical parallel plate capacitors in an SOI CMOS technology for integrated RF circuits","author":"kim","year":"2003","journal-title":"Proc IEEE VLSI Tech"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.924852"},{"key":"ref8","article-title":"A 23.5 GHz PLL with an adaptively biased VCO in 32 nm SOI-CMOS","author":"plouchart","year":"2012","journal-title":"Proc IEEE CICC"},{"key":"ref7","first-page":"176","article-title":"An integral path self-calibration scheme for a 20.1?26.7 GHz dual-loop PLL in 32 nm SOI CMOS","author":"ferriss","year":"2012","journal-title":"Proc VLSI Circuits"},{"key":"ref2","first-page":"278","article-title":"A 21.7-to-27.8 GHz 2.6-degrees-rms 40 mW frequency synthesizer in 45 nm CMOS for mm-wave communication applications","author":"osorio","year":"2011","journal-title":"Proc IEEE ISSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920351"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055416"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6567958\/06541965.pdf?arnumber=6541965","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:42:07Z","timestamp":1638218527000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6541965\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":13,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2265961","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,8]]}}}