{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T03:28:28Z","timestamp":1778383708378,"version":"3.51.4"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/tcsi.2013.2268111","type":"journal-article","created":{"date-parts":[[2013,7,2]],"date-time":"2013-07-02T14:03:15Z","timestamp":1372773795000},"page":"382-392","source":"Crossref","is-referenced-by-count":33,"title":["A High Performance and Energy-Efficient Cold Data Eviction Algorithm for 3D-TSV Hybrid ReRAM\/MLC NAND SSD"],"prefix":"10.1109","volume":"61","author":[{"given":"Chao","family":"Sun","sequence":"first","affiliation":[{"name":"Department of Electrical, Electronic, and Communication Engineering, Chuo University, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kousuke","family":"Miyaji","sequence":"additional","affiliation":[{"name":"Department of Electrical, Electronic, and Communication Engineering, Chuo University, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koh","family":"Johguchi","sequence":"additional","affiliation":[{"name":"Department of Electrical, Electronic, and Communication Engineering, Chuo University, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[{"name":"Department of Electrical, Electronic, and Communication Engineering, Chuo University, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"235","article-title":"Observation wear leveling: An efficient algorithm for Flash memory management","author":"wang","year":"2012","journal-title":"Proc Design Automation Conf (DAC)"},{"key":"ref11","first-page":"212","article-title":"Endurance enhancement of flash-memory storage systems: An efficient static wear leveling design","author":"chang","year":"2007","journal-title":"Proc Design Automation Conf (DAC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749735"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168954"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228404"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0439"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2061650"},{"key":"ref17","first-page":"907","article-title":"Hierarchical architecture of flash-based storage systems for high performance and durability","author":"jung","year":"2012","journal-title":"Proc Design Automation Conf (DAC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416650"},{"key":"ref19","first-page":"432","article-title":"An 8 Mb multi-layered cross-point ReRAM macro with 443 MB\/s write throughput","author":"kawahara","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2131810"},{"key":"ref3","first-page":"426","article-title":"6.4 Gb\/s multi-threaded BCH encoder and decoder for multi-channel SSD controllers","author":"lee","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034431"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2190187"},{"key":"ref8","first-page":"1307","article-title":"3D-flashmap: A physical-location-aware block mapping strategy for 3D NAND flash memory","author":"wang","year":"2012","journal-title":"Design Automation & Test in Europe (DATE)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024730"},{"key":"ref2","first-page":"422","article-title":"A 19 nm 112.8 mm<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> 64 Gb multi-Level flash memory with 400 Mb\/s\/pin 1.8 V toggle mode interface","author":"shibata","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","first-page":"430","article-title":"A 64 Gb 533 Mb\/s DDR interface MLC NAND flash in sub-20 nm technology","author":"lee","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","first-page":"507","article-title":"KAST: K-associative sector translation for NAND flash memory in real-time systems","author":"cho","year":"2009","journal-title":"Design Automation & Test in Europe (DATE)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"ref22","year":"0"},{"key":"ref21","first-page":"1011","article-title":"50 nm HfO2 ReRAM with 50-times endurance enhancement by set\/reset turnback pulse &#38; verify scheme","author":"higuchi","year":"2011","journal-title":"Proc Int Conf Solid State Devices and Materials (SSDM)"},{"key":"ref24","year":"0","journal-title":"UMass Trace Repository"},{"key":"ref23","first-page":"134","article-title":"<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\times$<\/tex> <\/formula>11 performance increase, <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\times$<\/tex> <\/formula>6.9 endurance enhancement, 93% energy reduction of 3D TSV-integrated hybrid ReRAM\/MLC NAND SSDs by data fragmentation suppression","author":"fujii","year":"2012","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref25","first-page":"87","article-title":"<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\times$<\/tex> <\/formula>8 high write-throughput, 84% write-energy saving, <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\times$<\/tex><\/formula>6.5 extended lifetime hybrid ReRAM\/MLC NAND SSD with cold data eviction algorithm","author":"sun","year":"2012","journal-title":"Proceedings of Non-Volatile Memory Technology Symposium (NVMTS)"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6722960\/06552209.pdf?arnumber=6552209","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:02Z","timestamp":1753207742000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6552209\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":25,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2268111","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,2]]}}}