{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:51:47Z","timestamp":1774367507545,"version":"3.50.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/tcsi.2013.2278332","type":"journal-article","created":{"date-parts":[[2013,8,23]],"date-time":"2013-08-23T18:02:36Z","timestamp":1377280956000},"page":"443-454","source":"Crossref","is-referenced-by-count":94,"title":["Synchronous Non-Volatile Logic Gate Design Based on Resistive Switching Memories"],"prefix":"10.1109","volume":"61","author":[{"given":"Weisheng","family":"Zhao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mathieu","family":"Moreau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erya","family":"Deng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yue","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Michel","family":"Portal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacques-Olivier","family":"Klein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Bocquet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hassen","family":"Aziza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Damien","family":"Deleruyelle","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christophe","family":"Muller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Damien","family":"Querlioz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nesrine","family":"Ben Romdhane","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dafine","family":"Ravelosona","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Claude","family":"Chappert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2043389"},{"key":"ref38","article-title":"New computing architectures for green ICT","author":"duranton","year":"2011","journal-title":"Chist-era Conference"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024325"},{"key":"ref32","first-page":"28.7.1","article-title":"Experimental and theoretical study of electrode effects in HfO<formula formulatype=\"inline\"><tex Notation=\"TeX\">$_{2}$<\/tex> <\/formula> based RRAM","author":"cagli","year":"2011","journal-title":"Proc IEDM"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2011.6123106"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1063\/1.2749858"},{"key":"ref37","article-title":"CMOS40 design rule manual","year":"0"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2064272"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2194790"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.035"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-011-6264-9"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2007.4510962"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.200778135"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2012.1172"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2012.6329045"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.1.091301"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2150238"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2245911"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220507"},{"key":"ref28","first-page":"1","article-title":"Low power and high speed bipolar switching with a thin reactive ti buffer layer in robust HfO<formula formulatype=\"inline\"><tex Notation=\"TeX\">$_2$<\/tex><\/formula> based RRAM","author":"lee","year":"2008","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609462"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2010.5618197"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2024"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424368"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2034670"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609463"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1596543.1596548"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433948"},{"key":"ref2","article-title":"International roadmap for semiconductor (ITRS)","year":"2011"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref9","first-page":"304","article-title":"Fully integrated 54 nm STT-RAM with the smallest bit cell dimension","author":"chung","year":"2010","journal-title":"Proc IEDM"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2178416"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1257"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2011.6137089"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1063\/1.3536482"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2023"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2242257"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6722960\/06585773.pdf?arnumber=6585773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:32:00Z","timestamp":1642005120000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6585773\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":39,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2278332","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,2]]}}}