{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T17:55:59Z","timestamp":1765994159890},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/tcsi.2013.2278353","type":"journal-article","created":{"date-parts":[[2013,9,5]],"date-time":"2013-09-05T18:02:49Z","timestamp":1378404169000},"page":"371-381","source":"Crossref","is-referenced-by-count":7,"title":["Model Predictive Control Equalization for High-Speed I\/O Links"],"prefix":"10.1109","volume":"61","author":[{"given":"Amr","family":"Suleiman","sequence":"first","affiliation":[]},{"given":"Ranko","family":"Sredojevic","sequence":"additional","affiliation":[]},{"given":"Vladimir","family":"Stojanovic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"552","article-title":"Equalized interconnects for on-chip networks: modeling and optimization framework","author":"kim","year":"2007","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065747"},{"key":"ref12","year":"2012","journal-title":"I CVX Research CVX MATLAB software for disciplined convex programming version 2 0 beta"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1007\/978-1-84800-155-8_7","author":"grant","year":"2008","journal-title":"Recent Advances in Learning and Control"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1979.11409"},{"key":"ref15","author":"peters","year":"2005","journal-title":"?Improved HVMATCA measurement data ?"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/26.469441"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/el:19710089"},{"key":"ref18","first-page":"1268","article-title":"Information transmission rate in matched transmission systems with peak transmitting power limitation","author":"miyakawa","year":"1969","journal-title":"Nat Conf Rec Inst Electron Inform Commun Eng Japan no 1269"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1972.1091221"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/AMC.2002.1026905"},{"key":"ref3","first-page":"19","article-title":"A 50 gb\/s 32<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\,\\times\\,$<\/tex><\/formula>32 CMOS crossbar chip using asymmetric serial links","author":"chang","year":"1999","journal-title":"Proc Symp VLSI Circuits Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ROMAN.2007.4415257"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ROBOT.1988.12290"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1985.13298"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2011.2157916"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/40.566194"},{"key":"ref9","first-page":"123","author":"widrow","year":"1988","journal-title":"Neurocomputing Foundations of Research"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249467"},{"key":"ref20","first-page":"408","article-title":"An 8Gb\/s 1.5mW\/Gb\/s 8-tap 6b NRZ\/PAM-4 Tomlinson-Harashima precoding transmitter for future memory-link applications in 22 nm CMOS","author":"kossel","year":"2013","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref22","first-page":"284","article-title":"YALMIP : a toolbox for modeling and optimization in MATLAB","author":"lofberg","year":"2004","journal-title":"Proc IEEE Int Symp Comput -Aided Control Syst Design"},{"key":"ref21","author":"lathi","year":"1992","journal-title":"Linear Systems and Signals"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2151530"},{"key":"ref23","first-page":"563","article-title":"A 12.5-Gbps, 7-bit transmit DAC with 4-tap LUT-based equalization in <formula formulatype=\"inline\"><tex Notation=\"TeX\">$0.13~{um}$<\/tex><\/formula> CMOS","author":"chung","year":"2008","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TAC.1981.1102568"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920319"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6722960\/06589197.pdf?arnumber=6589197","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:32:00Z","timestamp":1642005120000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6589197\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":26,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2278353","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,2]]}}}