{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:07:01Z","timestamp":1761646021566},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tcsi.2013.2283693","type":"journal-article","created":{"date-parts":[[2013,10,16]],"date-time":"2013-10-16T18:03:33Z","timestamp":1381946613000},"page":"1081-1094","source":"Crossref","is-referenced-by-count":14,"title":["A 16-Core Processor With Shared-Memory and Message-Passing Communications"],"prefix":"10.1109","volume":"61","author":[{"given":"Zhiyi","family":"Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruijin","family":"Xiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaidi","family":"You","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heng","family":"Quan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Ou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zheng","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maofei","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiajie","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Ying","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haofan","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xu","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming'e","family":"Jing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"422","article-title":"A 1.15 Gb\/s fully parallel nonbinary LDPC decoder with fine-grained dynamic clock gating","author":"park","year":"2013","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/5.747864"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106783"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585936"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"ref30","first-page":"108","article-title":"A 48-Core IA-32 message-passing processor with DVFS in 45 nm CMOS","author":"howard","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC'10) Dig Tech Papers"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-92990-1_28"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.66"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234252"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1048935.1050187"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref11","first-page":"78","article-title":"Memory bandwidth limitations of future microprocessors","author":"kagi","year":"1996","journal-title":"Proc Int Symp Computer Architecture (ISCA) 96"},{"key":"ref12","first-page":"64","article-title":"An 800 MHz 320 mW 16-core processor with message-passing and shared-memory inter-core communication mechanisms","author":"yu","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC'12) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667353"},{"key":"ref14","first-page":"1006","article-title":"A low power 1.0 GHz VCO in 65 nm-CMOS LP-process","author":"zhang","year":"2011","journal-title":"Procs of the IEEE 9th Intl Conf on ASIC (ASICON'11)"},{"key":"ref15","year":"2009","journal-title":"The ARM Cortex-A9 Processors"},{"key":"ref16","year":"2009","journal-title":"Intel core i7-940 processor"},{"key":"ref17","first-page":"98","article-title":"A 40 nm 16-core 128-thread CMT SPARC SoC processor","author":"shin","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC'10) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938206"},{"key":"ref19","article-title":"A simple high-efficient inter-core communication mechanism for multicore systems","author":"quan","year":"2011","journal-title":"Pro Asia-Pacific Signal Inf Process Association (APSIPA'11) ASC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028936"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.848474"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2004.1419408"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2209302"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/NCC.2012.6176833"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320989"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref7","year":"2008","journal-title":"Tilepro64 processor"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916616"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.934110"},{"key":"ref20","year":"2008","journal-title":"IC Compiler Overview"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803954"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272115"},{"key":"ref23","first-page":"188","article-title":"Creating the Bluegene\/L supercomputer from low-power SoC AISCs","author":"bright","year":"2005","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC'05) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TBC.2007.891835"},{"key":"ref25","year":"2007","journal-title":"MIPS SDE 6 x Programmers' Guide"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6777988\/06634267.pdf?arnumber=6634267","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:32:02Z","timestamp":1642005122000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6634267\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":40,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2283693","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}