{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T01:16:26Z","timestamp":1673313386835},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tcsi.2013.2285891","type":"journal-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T17:41:04Z","timestamp":1391190064000},"page":"1119-1132","source":"Crossref","is-referenced-by-count":10,"title":["NAND Flash Memory\/ReRAM Hybrid Unified Solid-State-Storage Architecture"],"prefix":"10.1109","volume":"61","author":[{"given":"Shuhei","family":"Tanakamaru","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masafumi","family":"Doi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"424","article-title":"Over-10x-extended-lifetime 76%-reduced-error solid-state drives (SSDs) with error-prediction LDPC architecture and error-recovery scheme","author":"tanakamaru","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref11","first-page":"432","article-title":"An 8 Mb multi-layered cross-point ReRAM macro with 443 MB\/s write throughput","author":"kawahara","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref12","first-page":"210","article-title":"A 130.7 mm<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> 2-layer 32 Gb ReRAM memory device in 24 nm technology","author":"li","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref13","first-page":"220","article-title":"Filament scaling forming technique and level-verify-write scheme with endurance over 10<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^{7}$<\/tex><\/formula> cycles in ReRAM","author":"kawahara","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref14","first-page":"119","article-title":"Investigation of verify-programming methods to achieve 10 million cycles for 50 nm HfO<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$_{2}$<\/tex><\/formula> ReRAM","author":"higuchi","year":"2012","journal-title":"Proc IEEE Int Memory Workshop"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243826"},{"key":"ref16","first-page":"87","article-title":"x8 high write-throughput, 84% write-energy saving, x6.5 extended lifetime hybrid ReRAM\/MLC NAND SSD with cold data eviction algorithm","author":"sun","year":"2012","journal-title":"Proc IEEE Non-Volatile Memory Technology Symp"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/50202.50214"},{"key":"ref18","first-page":"446","article-title":"A 32 Gb MLC NAND-flash memory with <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm V}_{\\rm th}$<\/tex><\/formula>-endurance-enhancing schemes in 32 nm CMOS","author":"lee","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1997.623810"},{"key":"ref4","first-page":"436","article-title":"128 Gb 3 b\/cell NAND flash memory in 19 nm technology with 18 MB\/s write rate and 400 Mb\/s toggle mode","author":"li","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","first-page":"422","article-title":"A 19 nm 112.8 mm2 64 Gb multi-level flash memory with 400 Mb\/s\/pin 1.8 V toggle mode interface","author":"shibata","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2009555"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/55.998871"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2088126"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2000964"},{"key":"ref2","first-page":"226","article-title":"Unified solid-state-storage architecture with NAND flash memory and ReRAM that tolerates 32x higher BER for big-data applications","author":"tanakamaru","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","year":"0","journal-title":"Oracle and RAID Usage"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170637"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342709"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531979"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6777988\/06672022.pdf?arnumber=6672022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:32:02Z","timestamp":1642005122000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6672022\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":22,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2285891","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}