{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T21:03:10Z","timestamp":1744232590170},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tcsi.2013.2286029","type":"journal-article","created":{"date-parts":[[2014,3,25]],"date-time":"2014-03-25T18:08:45Z","timestamp":1395770925000},"page":"1095-1104","source":"Crossref","is-referenced-by-count":8,"title":["Selective State Retention Power Gating Based on Gate-Level Analysis"],"prefix":"10.1109","volume":"61","author":[{"given":"Shlomo","family":"Greenberg","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joseph","family":"Rabinowicz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ron","family":"Tsechanski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eugene","family":"Paperno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"sheets","year":"2006","journal-title":"Standby power management architecture for deep-submicron systems"},{"key":"ref11","author":"rabinowicz","year":"2007","journal-title":"Selective state retention power gating"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090927"},{"key":"ref13","author":"hachtel","year":"2002","journal-title":"Logic Synthesis and Verification Algorithms"},{"key":"ref14","first-page":"5.1","article-title":"Simulated annealing to improve variable orderings for OBDDs","author":"bollig","year":"1995","journal-title":"Proc Int Workshop Logic Synthesis"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/12.537122"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.73"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283877"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2002.146719"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.585288"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342728"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871536"},{"key":"ref2","author":"henry","year":"2011","journal-title":"Emerging Power-Gating Techniques for Low Power Digital Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898070"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2009.5423812"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6777988\/06668988.pdf?arnumber=6668988","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:32:01Z","timestamp":1642005121000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6668988\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":15,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2286029","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}