{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:28:18Z","timestamp":1787012898010,"version":"3.56.0"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Commission","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100004497","name":"Research Council of KU Leuven","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100004497","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100011878","name":"Flemish Government","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100011878","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Hercules Foundation"},{"name":"IWT-Flanders","award":["121552"],"award-info":[{"award-number":["121552"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/tcsi.2013.2290845","type":"journal-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T12:41:04Z","timestamp":1391172064000},"page":"1701-1713","source":"Crossref","is-referenced-by-count":94,"title":["Fault Injection Modeling Attacks on 65 nm Arbiter and RO Sum PUFs via Environmental Changes"],"prefix":"10.1109","volume":"61","author":[{"given":"Jeroen","family":"Delvaux","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ingrid","family":"Verbauwhede","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2072274.2072276"},{"key":"ref11","first-page":"33","article-title":"Side-channel analysis of PUFs and fuzzy extractors","author":"merli","year":"2011","journal-title":"Trust and Trustworthy Computing Conf TRUST 2011"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1866307.1866335"},{"key":"ref13","author":"r\ufffdhrmair","year":"2011","journal-title":"Introduction to Hardware Security and Trust"},{"key":"ref14","author":"skorobogatov","year":"2005","journal-title":"?Semi-Invasive Attacks A New Approach to Hardware Security Analysis ?"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1145\/1278480.1278484","article-title":"physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1007\/978-3-642-15031-9_25","article-title":"The Glitch PUF: A new delay-PUF architecture exploiting glitch shapes","author":"suzuki","year":"2010","journal-title":"Cryptographic Hardware and Embedded Systems, CHES 2010"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1007\/11894063_29","article-title":"Read-proof hardware from protective coatings","author":"tuyls","year":"2006","journal-title":"Cryptographic Hardware and Embedded Systems - CHES 2006"},{"key":"ref18","article-title":"Recombination of physical unclonable functions","author":"yu","year":"2010","journal-title":"Government Microcircuit Applications and Critical Technology Conf GOMACTech 2010"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/WIFS.2012.6412622"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581556"},{"key":"ref6","first-page":"486","article-title":"Experimental evaluation of physically unclonable functions in 65 nm CMOS","author":"koeberl","year":"2012","journal-title":"IEEE European Solid-State Circuit Conf ESSCIRC 2012"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581579"},{"key":"ref8","first-page":"92","article-title":"Managing process variation in Intel's 45 nm CMOS Technology","volume":"12","author":"kuhn","year":"2008","journal-title":"Intel Technology J"},{"key":"ref7","volume":"1","author":"konczakowska","year":"2011","journal-title":"Industrial Electronics Handbook"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1284680.1284683"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1137\/060651380"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346548"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6820808\/06728716.pdf?arnumber=6728716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:18:20Z","timestamp":1641986300000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6728716\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":18,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2290845","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}