{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T16:31:22Z","timestamp":1781281882152,"version":"3.54.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/tcsi.2013.2295026","type":"journal-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T17:41:04Z","timestamp":1391190064000},"page":"1755-1765","source":"Crossref","is-referenced-by-count":93,"title":["Ultra Low Power Magnetic Flip-Flop Based on Checkpointing\/Power Gating and Self-Enable Mechanisms"],"prefix":"10.1109","volume":"61","author":[{"given":"Djaafar","family":"Chabi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Erya","family":"Deng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yue","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nesrine Ben","family":"Romdhane","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jacques-Olivier","family":"Klein","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Claude","family":"Chappert","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1117\/12.521195"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993623"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1007\/978-3-642-32770-4_2","article-title":"High performance SoC design using magnetic logic and memory","volume":"379","author":"zhao","year":"2012","journal-title":"Proc VLSI-SoC Advanced Research for Systems on Chip IFIP Advances in Information and Communication Technology"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.07.001"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2012.82"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.200778135"},{"key":"ref36","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2090049"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1142\/S2010324713400109"},{"key":"ref10","first-page":"399","article-title":"Spin-MTJ based non-volatile flip-flop","author":"zhao","year":"2007","journal-title":"Proc IEEE-NANO"},{"key":"ref40","first-page":"1","article-title":"45 nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T\/1MTJ cell","author":"lin","year":"2009","journal-title":"Proc IEEE Int IEDM'09"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023192"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2172644"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220507"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278332"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2011.5873205"},{"key":"ref16","article-title":"Impact of ultra low power and fast write operation of advanced perpendicular MTJ","author":"kitagawa","year":"2013","journal-title":"Proc 12th Joint MMM\/Intermag Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.035"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2007.4367962"},{"key":"ref19","first-page":"1","article-title":"FTI: High performance fault tolerance interface for hybrid systems","author":"bautista-gomez","year":"2011","journal-title":"Proc IEEE Int Conf SC'11"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609462"},{"key":"ref28","year":"2011","journal-title":"40 nm Design Kit Design Manuel"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2024"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2178416"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-4666-1842-8.ch005"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2009"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2206051"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479023"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2245911"},{"key":"ref2","year":"0","journal-title":"2011 ERD Update"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.585288"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1177\/1094342009106189"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349303"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2004.11.016"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594331"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.51.11PB02"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1257"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2194790"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6820808\/06701399.pdf?arnumber=6701399","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:18:20Z","timestamp":1642004300000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6701399\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":40,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2295026","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}