{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,6,24]],"date-time":"2023-06-24T21:50:24Z","timestamp":1687643424493},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/tcsi.2013.2295028","type":"journal-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T17:41:04Z","timestamp":1391190064000},"page":"1714-1726","source":"Crossref","is-referenced-by-count":6,"title":["An Analytical Delay Model for Mechanical Stress Induced Systematic Variability Analysis in Nanoscale Circuit Design"],"prefix":"10.1109","volume":"61","author":[{"given":"Naushad","family":"Alam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bulusu","family":"Anand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Dasgupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"crossref","first-page":"2703","DOI":"10.1109\/TED.2008.2003231","article-title":"Gate influence on the layout sensitivity of Si<formula formulatype=\"inline\"><tex Notation=\"TeX\">$_{1\\hbox{-}{\\rm x}}$<\/tex><\/formula>Ge<formula formulatype=\"inline\"><tex Notation=\"TeX\">$_{\\rm x}$<\/tex><\/formula> S\/D and Si<formula formulatype=\"inline\"><tex Notation=\"TeX\">$_{1\\hbox{-}{\\rm y}}{\\rm C}_{\\rm y}$<\/tex><\/formula> S\/D transistors including an analytical model","volume":"55","author":"eneman","year":"2008","journal-title":"IEEE Trans Electron Devices"},{"key":"ref32","first-page":"670","article-title":"Modeling of layout-dependent STI stress in 65 nm technology","author":"xue","year":"2009","journal-title":"Proc ASICON"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837445"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2214389"},{"key":"ref35","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.07.071"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2184377"},{"key":"ref11","first-page":"225","article-title":"Design challenges and enablement for 28 nm and 20 nm technology nodes","author":"hou","year":"2010","journal-title":"Proc VLSI Technology Symp"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"557","DOI":"10.1109\/43.759070","article-title":"A modeling technique for CMOS gates","volume":"18","author":"alexander","year":"1999","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref13","first-page":"62","article-title":"Modified Sakurai-Newton current model and its applications to CMOS digital circuit design","author":"makram","year":"2003","journal-title":"Proc IEEE Computer Society Annual Symp VLSI"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187570"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270271"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.68126"},{"key":"ref17","first-page":"200","article-title":"An accurate analytical propagation delay model of nano CMOS circuits","author":"liu","year":"2007","journal-title":"Proc ISOCC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175793"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/505306.505315"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.921017"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617407"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0363"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.872088"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2158704"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2210426"},{"key":"ref5","first-page":"34","article-title":"Modeling stress-induced variability at advanced IC process nodes","author":"hurat","year":"2012","journal-title":"Electron Eng Times Eur"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1142\/S021812661000658X"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187560"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1149\/1.3633283"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118433"},{"key":"ref1","first-page":"61","article-title":"A 90 nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 um<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> SRAM cell","author":"thompson","year":"2002","journal-title":"IEDM Tech Dig"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847892"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588574"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"946","DOI":"10.1007\/s11432-011-4224-9","article-title":"Advanced strain engineering for state-of-the-art nanoscale CMOS technology","volume":"54","author":"frank","year":"2011","journal-title":"Sci China F Inf Sci"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2066567"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.124"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687496"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2010.12.003"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6820808\/06728656.pdf?arnumber=6728656","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:18:19Z","timestamp":1642004299000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6728656\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":35,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2295028","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}