{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T19:05:08Z","timestamp":1771614308136,"version":"3.50.1"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2014,7,1]],"date-time":"2014-07-01T00:00:00Z","timestamp":1404172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Universiti Putra Malaysia and in part by Zewail City of Science and Technology, AUC, the STDF, Intel, Mentor Graphics, and MCIT"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/tcsi.2013.2295952","type":"journal-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T17:41:04Z","timestamp":1391190064000},"page":"2034-2047","source":"Crossref","is-referenced-by-count":20,"title":["Crosstalk-Aware Multiple Error Detection Scheme Based on Two-Dimensional Parities for Energy Efficient Network on Chip"],"prefix":"10.1109","volume":"61","author":[{"given":"Wameedh N.","family":"Flayyih","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Samsudin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S. J.","family":"Hashim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fakhrul Z.","family":"Rokhani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yehea I.","family":"Ismail","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"93","article-title":"Exploring fault-tolerant network-on-chip architectures","author":"park","year":"0","journal-title":"Proc Int Conf Dependable Syst Netw 2006 (DSN 2006)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/43.828553"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/697039"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2008.4671746"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842801"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/43.806808"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219148"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/92.863617"},{"key":"ref35","author":"lin","year":"2004","journal-title":"Error Control Coding"},{"key":"ref34","author":"fu","year":"2010","journal-title":"Crosstalk-aware multiple error control for reliable on-chip interconnects"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20050060"},{"key":"ref40","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848816"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1007\/s10836-007-5035-1","article-title":"Design of low power & reliable networks on chip through joint crosstalk avoidance and multiple error correction coding","volume":"24","author":"ganguly","year":"2008","journal-title":"J Electron Test"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.91"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2002.1030176"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.827565"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-009-0376-4"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005722"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/MDT.2011.35","article-title":"Low-Power, resilient interconnection with orthogonal latin squares","volume":"28","author":"lee","year":"2011","journal-title":"IEEE Design Test Comput"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"2042","DOI":"10.1109\/TCSI.2009.2026679","article-title":"On hamming product codes with type-ii hybrid ARQ for on-chip interconnects","volume":"56","author":"fu","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840308"},{"key":"ref4","author":"mukherjee","year":"2008","journal-title":"Architecture Design for Soft Errors"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/505329.505331"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847907"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329324"},{"key":"ref5","author":"benini","year":"2006","journal-title":"Networks on Chips Technology and Tools"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.09.002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.104"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884418"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref46","year":"0","journal-title":"Nanoscale Integration and Modeling (NIMO) Group"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0132"},{"key":"ref45","year":"0","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref48","first-page":"82","article-title":"Multi-level signaling for energy-efficient on-chip interconnects","author":"rokhani","year":"0","journal-title":"Proc 7th Int Conf ASIC 2007 (ASICON'07)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.12"},{"key":"ref47","year":"0"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347891"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016177"},{"key":"ref24","first-page":"1611","article-title":"Low-power crosstalk avoidance encoding for on-chip data buses","author":"qingli","year":"0","journal-title":"Proceedings of IEEE Asia Pacific Conference on Circuites and System (APCCAS 2006) 2006"},{"key":"ref41","author":"bhat","year":"2005","journal-title":"Energy models for network-on-chip components"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2162010"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/776028.776032"},{"key":"ref26","first-page":"ii-529","article-title":"Effect of shield insertion on reducing crosstalk noise between coupled interconnects","volume":"2","author":"junmou","year":"0","journal-title":"Proc 2004 Int Symp Circuits Syst"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167534"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"1787","DOI":"10.1109\/TVLSI.2010.2062201","article-title":"Selected transition time adjustment for tolerating crosstalk effects on network-on-chip interconnects","volume":"19","author":"ying","year":"2011","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6842725\/06722966.pdf?arnumber=6722966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:55:41Z","timestamp":1642006541000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6722966\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":48,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2013.2295952","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,7]]}}}