{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:27:19Z","timestamp":1775665639313,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2014,7,1]],"date-time":"2014-07-01T00:00:00Z","timestamp":1404172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Harbin science and innovation research special fund","award":["under Grant 2012RFXXG042"],"award-info":[{"award-number":["under Grant 2012RFXXG042"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/tcsi.2014.2304658","type":"journal-article","created":{"date-parts":[[2014,2,26]],"date-time":"2014-02-26T19:20:07Z","timestamp":1393442407000},"page":"1994-2001","source":"Crossref","is-referenced-by-count":146,"title":["Novel Low-Power and Highly Reliable Radiation Hardened Memory Cell for 65 nm CMOS Technology"],"prefix":"10.1109","volume":"61","author":[{"given":"Jing","family":"Guo","sequence":"first","affiliation":[]},{"given":"Liyi","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190632"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2193417"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.125"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2179681"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036362"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091432"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2174389"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2032090"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2043271"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2011.2167233"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6292120"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378631"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0390"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/7298.946456"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.24"},{"key":"ref6","first-page":"203","article-title":"LEAP: Layout design through error-aware transistor positioning for soft-error resilient sequential cell design","author":"lee","year":"2010","journal-title":"Proc IRPS"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2230655"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.812928"},{"key":"ref8","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.14"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2189246"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2047907"},{"key":"ref9","year":"0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2260357"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315652"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.884788"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.15"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2156435"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177135"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.818928"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6842725\/06748954.pdf?arnumber=6748954","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:55:40Z","timestamp":1642006540000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6748954\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":32,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2304658","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,7]]}}}