{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:03:19Z","timestamp":1759147399213},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tcsi.2014.2304662","type":"journal-article","created":{"date-parts":[[2014,3,25]],"date-time":"2014-03-25T18:08:45Z","timestamp":1395770925000},"page":"961-975","source":"Crossref","is-referenced-by-count":16,"title":["Digital Systems Power Management for High Performance Mixed Signal Platforms"],"prefix":"10.1109","volume":"61","author":[{"given":"Ajay","family":"Kapoor","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cas","family":"Groot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gerard Villar","family":"Pique","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamed","family":"Fatemi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan","family":"Echeverri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leo","family":"Sevat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maarten","family":"Vertregt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maurice","family":"Meijer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vibhu","family":"Sharma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Pu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose Pineda","family":"de Gyvez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346834"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356615"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705356"},{"key":"ref32","author":"weiser","year":"0","journal-title":"Designing Calm Technology"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228533"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.819573"},{"key":"ref37","first-page":"649","article-title":"Power reduction and management techniques for digital circuits","author":"rusu","year":"2008","journal-title":"Proc ISSCC"},{"key":"ref36","first-page":"44","article-title":"Digital goes analog IC design","author":"veendrick","year":"1998","journal-title":"Proc ESSCIRC"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2011.2176726"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref28","author":"sylvester","year":"0","journal-title":"Enabling Ubiquitous Computing With Ultra-Low Power Integrated Circuits"},{"key":"ref27","author":"menager","year":"0","journal-title":"A Practical Guide to Low-Power Design User Experience With CPF NXP User Experience Complex SoC Implementation With CPF"},{"key":"ref29","first-page":"294","article-title":"A low-power CMOS integrated circuit for field-powered radio frequency identification tags","author":"friedman","year":"1997","journal-title":"Proc ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2011.15"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1327452.1327453"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079370"},{"key":"ref22","first-page":"44","article-title":"Intel Pentium M power estimation, budgeting, optimization, and validation","volume":"7","author":"genossar","year":"2003","journal-title":"Intel Technol J"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696281"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749754"},{"key":"ref23","author":"fatemi","year":"2007","journal-title":"Processor Architecture Design for Smart Cameras"},{"key":"ref26","first-page":"194","article-title":"Trends and challenges in VLSI technology scaling towards 100nm","author":"rusu","year":"2001","journal-title":"Proceedings of the 27th European Solid-State Circuits Conference ESSCIRC"},{"key":"ref25","first-page":"216","article-title":"Stochastic, utility accrual real-time scheduling with task-level and system-level timeliness assurances","author":"li","year":"2005","journal-title":"Proc IEEE Int l Symp Object-Oriented Real-Time Distributed Computing"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2177459"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/66.806116"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450124"},{"key":"ref56","first-page":"158","article-title":"Probabilistic arithmetic and energy efficient embedded signal processing","author":"george","year":"2006","journal-title":"Proc IEEE\/ACM Int Conf Compilers Architecture Synthesis for Embedded Syst"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2223467"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"ref53","first-page":"15","article-title":"A better than worst case circuit design using timing-error speculation and frequency adaptation","author":"moreno","year":"2012","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2172610"},{"key":"ref10","author":"meijer","year":"2011","journal-title":"Body Bias Aware Digital Design A Design Strategy for Area and Performance Efficient CMOS Circuits"},{"key":"ref40","first-page":"379","article-title":"A 350 nA voltage regulator for 90 nm CMOS digital circuits with reverse-body-bias","author":"villar pique","year":"2011","journal-title":"Proc ESSCIRC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888357"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705343"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842903"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781357"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832930"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878290"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493989"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.34"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831796"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542322"},{"key":"ref5","year":"0","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2010.1101"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/1013235.1013245","article-title":"Technology Exploration for Adaptive Power and Frequency Scaling in 90nm CMOS","author":"meijer","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref49","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091974"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.891093"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231828"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010151"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493907"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6044939"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537129"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146943"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/4.585288"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6777988\/06766281.pdf?arnumber=6766281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T00:17:39Z","timestamp":1648685859000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6766281\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":57,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2304662","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}