{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T03:13:28Z","timestamp":1778382808193,"version":"3.51.4"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T00:00:00Z","timestamp":1406851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"New Energy and Industrial Technology Development Organization (NEDO), the Ministry of Economy, Trade and Industry (METI)"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/tcsi.2014.2309780","type":"journal-article","created":{"date-parts":[[2014,4,21]],"date-time":"2014-04-21T18:01:55Z","timestamp":1398103315000},"page":"2360-2369","source":"Crossref","is-referenced-by-count":13,"title":["Cost, Capacity, and Performance Analyses for Hybrid SCM\/NAND Flash SSD"],"prefix":"10.1109","volume":"61","author":[{"given":"Chao","family":"Sun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomoko Ogura","family":"Iwasaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"Onagi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koh","family":"Johguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","year":"0","journal-title":"?NAND flash memory?A future not so bleak after all?"},{"key":"ref10","first-page":"110","article-title":"A 1.5 nsec\/2.1 nsec random read\/write cycle 1 Mb STTRAM using 6T2MTJ cell with background write for nonvolatile e-Memories","author":"ohsawa","year":"2013","journal-title":"Symp on VLSI Circuits (VLSI) Dig Tech Papers"},{"key":"ref11","first-page":"673","article-title":"High density ST-MRAM technology","author":"slaughter","year":"2012","journal-title":"Int Electron Devices Meeting (IEDM) Tech Dig"},{"key":"ref12","year":"0","journal-title":"Milestone Timeline & Awards"},{"key":"ref13","year":"2013","journal-title":"MR4A08 Data Sheet"},{"key":"ref14","year":"0","journal-title":"?Panasonic starts world's first mass production of ReRAM mounted microcomputers?"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"664","DOI":"10.1145\/1629911.1630086","article-title":"pdram: a hybrid pram and dram main memory system","author":"dhiman","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1450058.1450064"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref19","first-page":"1447","article-title":"A block-level Flash memory management scheme for reducing write activities in PCM-based embedded systems","author":"liu","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref28","year":"0","journal-title":"NOR NAND Flash Guide"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"key":"ref27","year":"0","journal-title":"MSR Cambridge Traces"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0439"},{"key":"ref6","first-page":"210","article-title":"A 130.7 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex> <\/formula> 2-layer 32 Gb ReRAM memory device in 24 nm technology","author":"liu","year":"2013","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref5","year":"0","journal-title":"SNIA"},{"key":"ref29","author":"johnson","year":"2005","journal-title":"Managing variability in the semiconductor supply chain"},{"key":"ref8","first-page":"46","article-title":"A 20 nm 1.8 V 8 Gb PRAM with 40 MB\/s program bandwidth","author":"choi","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177078"},{"key":"ref2","first-page":"188","article-title":"Multi-layered vertical gate NAND flash overcoming stacking limit for terabit density storage","author":"kim","year":"2009","journal-title":"Symp on VLSI Circuits (VLSI) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"},{"key":"ref1","first-page":"136","article-title":"Pipe-shaped BiCS flash memory with 16 stacked layers and Multi-Level-Cell operation for ultra high density storage devices","author":"katsumata","year":"2009","journal-title":"Symp on VLSI Circuits (VLSI) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416650"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268111"},{"key":"ref21","first-page":"134","article-title":"<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\times\\, $<\/tex><\/formula>11 performance increase, <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\times\\, $<\/tex><\/formula>6.9 endurance enhancement, 93% energy reduction of 3D TSV-integrated hybrid ReRAM\/MLC NAND SSDs by data fragmentation suppression","author":"fujii","year":"2012","journal-title":"Symp on VLSI Circuits (VLSI) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582099"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479019"},{"key":"ref26","year":"0","journal-title":"Tpcc-mysql"},{"key":"ref25","year":"0","journal-title":"OLTP Trace from UMass Trace Repository"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6863726\/06803094.pdf?arnumber=6803094","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:56Z","timestamp":1642004456000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6803094\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":30,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2309780","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,8]]}}}