{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,11]],"date-time":"2024-06-11T06:35:48Z","timestamp":1718087748435},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T00:00:00Z","timestamp":1406851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Research Foundation of Korea (NRF) Grant"},{"name":"Korean Government (MSIP)","award":["2010-0006706"],"award-info":[{"award-number":["2010-0006706"]}]},{"name":"NRF-2013 Global Ph.D Fellowship Program"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/tcsi.2014.2309861","type":"journal-article","created":{"date-parts":[[2014,3,31]],"date-time":"2014-03-31T18:05:03Z","timestamp":1396289103000},"page":"2466-2472","source":"Crossref","is-referenced-by-count":10,"title":["A 10-Gb\/s CDR With an Adaptive Optimum Loop-Bandwidth Calibrator for Serial Communication Links"],"prefix":"10.1109","volume":"61","author":[{"given":"Joon-Yeong","family":"Lee","sequence":"first","affiliation":[]},{"given":"Jong-Hyeok","family":"Yoon","sequence":"additional","affiliation":[]},{"given":"Hyeon-Min","family":"Bae","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839776"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818577"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405821"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/81.847872"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/26.317406"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"336","DOI":"10.1109\/TCSII.2012.2195059","article-title":"Analysis of a frequency acquisition technique with a stochastic reference clock generator","volume":"59","author":"han","year":"2012","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249467"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2002.1024421"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref7","first-page":"34","author":"razavi","year":"2005","journal-title":"Phase-Locking in High-Performance Systems From Devices to Architectures"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2206460"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076214"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883197"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6863726\/06780981.pdf?arnumber=6780981","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:55Z","timestamp":1642004455000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6780981\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":13,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2309861","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,8]]}}}