{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T20:13:38Z","timestamp":1648671218995},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T00:00:00Z","timestamp":1406851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"independent Bulk CMOS and SOI technology development projects at the IBM Microelectronics, Div. Semiconductor Research & Development Center, Hopewell Junction, NY"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/tcsi.2014.2321199","type":"journal-article","created":{"date-parts":[[2014,6,19]],"date-time":"2014-06-19T16:46:45Z","timestamp":1403196405000},"page":"2318-2325","source":"Crossref","is-referenced-by-count":5,"title":["Gate Stack Resistance and Limits to CMOS Logic Performance"],"prefix":"10.1109","volume":"61","author":[{"given":"Richard A.","family":"Wachnik","sequence":"first","affiliation":[]},{"given":"Sungjae","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Li-Hong","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Hongmei","family":"Li","sequence":"additional","affiliation":[]},{"given":"Ning","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Jing","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Christophe","family":"Bernicot","sequence":"additional","affiliation":[]},{"given":"Raphael","family":"Bingert","sequence":"additional","affiliation":[]},{"given":"Mai","family":"Randall","sequence":"additional","affiliation":[]},{"given":"Scott K.","family":"Springer","sequence":"additional","affiliation":[]},{"given":"Christopher S.","family":"Putnam","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"2013","journal-title":"Full PSP Model Implementation and Documentation"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20040373"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2274511"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658494"},{"key":"ref14","first-page":"241","article-title":"Record RF Performance of Sub-46 nm Lgate NFETs in microprocessor SOI CMOS technologies","author":"lee","year":"2005","journal-title":"Int Electron Device Meet Tech Dig"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.881006"},{"key":"ref16","article-title":"RF-noise modeling in advanced CMOS technologies","author":"smit","year":"2013","journal-title":"IEEE Trans Electron Devices"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2013.6569520"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2010.2041582"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2225146"},{"key":"ref4","first-page":"1","article-title":"32 nm general purpose bulk CMOS technology for high performance applications at low voltage","author":"arnaud","year":"2005","journal-title":"Int Electron Device Meet Tech Dig"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242495"},{"key":"ref6","first-page":"961","article-title":"An effective gate resistance model for CMOS RF and noise modeling","author":"jin","year":"1998","journal-title":"Int Electron Device Meet Tech Dig"},{"key":"ref5","first-page":"1130","article-title":"A 45 nm low power bulk technology featuring carbon Co-implantation and laser anneal on 45 degree rotated substrate","author":"yuan","year":"2012","journal-title":"Proc 2008 Symp VLSI Technol (VLSIT)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.896361"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2004.1309484"},{"key":"ref2","first-page":"247","article-title":"A 45 nm logic technology with high-k+metal gate transistors strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, 100% Pb-free packaging","author":"mistry","year":"2007","journal-title":"Int Electron Device Meet Tech Dig"},{"key":"ref9","year":"2013"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242498"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.921026"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6863726\/06827982.pdf?arnumber=6827982","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:55Z","timestamp":1642004455000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6827982\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":20,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2321199","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,8]]}}}