{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:08:19Z","timestamp":1759147699192},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/tcsi.2014.2321204","type":"journal-article","created":{"date-parts":[[2014,7,15]],"date-time":"2014-07-15T18:33:49Z","timestamp":1405449229000},"page":"2920-2930","source":"Crossref","is-referenced-by-count":8,"title":["On Aging-Aware Signoff for Circuits With Adaptive Voltage Scaling"],"prefix":"10.1109","volume":"61","author":[{"given":"Tuck-Boon","family":"Chan","sequence":"first","affiliation":[]},{"given":"Wei-Ting Jonas","family":"Chan","sequence":"additional","affiliation":[]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","year":"0"},{"key":"ref32","year":"0"},{"key":"ref31","year":"0"},{"key":"ref30","year":"0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2164543"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.07.086"},{"key":"ref12","first-page":"885","article-title":"Methodology from chaos in IC implementation","author":"jeong","year":"2010","journal-title":"Proc ISQED"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784604"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090637"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796494"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036628"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722260"},{"key":"ref18","first-page":"160","article-title":"A novel gate-level NBTI delay degradation model with stacking effect","author":"luo","year":"2007","journal-title":"Proc PATMOS"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2100531"},{"key":"ref28","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.340"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796528"},{"key":"ref3","first-page":"677","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN","author":"brglez","year":"1985","journal-title":"Proc ISCAS"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2168433"},{"key":"ref29","year":"0"},{"key":"ref5","first-page":"1","article-title":"On the efficacy of NBTI mitigation techniques","author":"chan","year":"2011","journal-title":"Proc DATE"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896909"},{"key":"ref7","first-page":"103","article-title":"Closed-loop adaptive voltage scaling controller for standard-cell ASICs","author":"dhar","year":"2008","journal-title":"Proc ISLPED"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840898"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973060"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784500"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450408"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105364"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705198"},{"key":"ref25","first-page":"763","article-title":"Node criticality computation for circuit timing analysis and optimization under NBTI effect","author":"wang","year":"2009","journal-title":"Proc ISQED"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6910335\/06856239.pdf?arnumber=6856239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:52:10Z","timestamp":1642006330000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6856239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":33,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2321204","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,10]]}}}