{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T16:52:47Z","timestamp":1769273567684,"version":"3.49.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/tcsi.2014.2321207","type":"journal-article","created":{"date-parts":[[2014,9,13]],"date-time":"2014-09-13T00:40:06Z","timestamp":1410568806000},"page":"2862-2868","source":"Crossref","is-referenced-by-count":6,"title":["A 1.35-V 16-Mb Twin-Bit-Cell Virtual-Ground-Architecture Embedded Flash Memory With a Sensing Current Protection Technique"],"prefix":"10.1109","volume":"61","author":[{"given":"Shengbo","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Jun","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"Guangjun","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Jian","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Mingyong","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Shichang","family":"Zou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"422","article-title":"A 4 b\/cell 8 Gb NROM data-storage memory with enhanced write performance","author":"sahar","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1990.237219"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1989.1037477"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/16.52440"},{"key":"ref14","first-page":"592","article-title":"High density contactless, self aligned EPROM cell array technology","author":"esquivel","year":"1986","journal-title":"IEDM Tech Dig"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/55.877205"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NVMT.2004.1380836"},{"key":"ref17","year":"2007","journal-title":"Self-aligned 2-bit ?double poly CMP? Flash memory cell"},{"key":"ref18","year":"1994","journal-title":"Self-aligned dual-bit split gate (DSG) Flash EEPROM cell"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/5.622505"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811704"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2011.5783209"},{"key":"ref27","year":"2008","journal-title":"Method and apparatus for reading data from nonvolatile memory"},{"key":"ref3","first-page":"210","article-title":"Embedded nonvolatile memories","author":"baker","year":"2001","journal-title":"Int Conf ASIC Tech Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2011.5783211"},{"key":"ref5","first-page":"46","article-title":"Embedded Flash memory for security applications in a 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS logic process","author":"raszka","year":"2004","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493865"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280303"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131521"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469268"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/16.249473"},{"key":"ref22","year":"2012","journal-title":"Memory array"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2013.2242293"},{"key":"ref24","year":"1999","journal-title":"Semiconductor memory"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.992958"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835814"},{"key":"ref25","year":"2003","journal-title":"Drain side sensing scheme for virtual ground Flash EPROM array with adjacent bit charge and hold"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6910335\/06822648.pdf?arnumber=6822648","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:52:11Z","timestamp":1642006331000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6822648\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":28,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2321207","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,10]]}}}