{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:17:22Z","timestamp":1763457442000,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2014,11,1]],"date-time":"2014-11-01T00:00:00Z","timestamp":1414800000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["NSC-102-2221-E-007-144-","NSC-100-2221-E-007-089"],"award-info":[{"award-number":["NSC-102-2221-E-007-144-","NSC-100-2221-E-007-089"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Chip Implementation Center (CIC), Taiwan"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/tcsi.2014.2327291","type":"journal-article","created":{"date-parts":[[2014,7,15]],"date-time":"2014-07-15T14:33:49Z","timestamp":1405434829000},"page":"3278-3287","source":"Crossref","is-referenced-by-count":24,"title":["A 10-Gb\/s Low Jitter Single-Loop Clock and Data Recovery Circuit With Rotational Phase Frequency Detector"],"prefix":"10.1109","volume":"61","author":[{"given":"Fan-Ta","family":"Chen","sequence":"first","affiliation":[]},{"given":"Min-Sheng","family":"Kao","sequence":"additional","affiliation":[]},{"given":"Yu-Hao","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Jen-Ming","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Ching-Te","family":"Chiu","sequence":"additional","affiliation":[]},{"given":"Shawn S. H.","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Mau-Chung Frank","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856577"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.173101"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031042"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2047953"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874328"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158719"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2008055"},{"key":"ref17","first-page":"46","article-title":"A 9.8?10.7 Gb\/s bang-bang CDR with automatic frequency acquisition capability","volume":"2","author":"dodel","year":"2006","journal-title":"Proc IEEE Int Midwest Symp Circuits Syst (MWSCAS)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2002.1024421"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215779"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ECOC.2010.5621284"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2006.357938"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916598"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.920096"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1979.1094553"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006229"},{"journal-title":"Design of Integrated Circuits for Optical Communication Systems","year":"2003","author":"razavi","key":"ref2"},{"key":"ref1","first-page":"177","article-title":"A 5 Gb\/s low-power PCI express\/USB3.0 ready PHY in 40 nm CMOS technology with high-jitter immunity","author":"lin","year":"2009","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425751"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/el:19750415"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"},{"key":"ref21","first-page":"185","article-title":"A 10 to 11.5 Ghz rotational phase and frequency detector for clock recovery circuit","author":"chen","year":"2011","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref24","first-page":"228","article-title":"A 10 Gb\/s burst-mode CDR IC in 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS","author":"nogawa","year":"2005","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.806284"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6936397\/06856236.pdf?arnumber=6856236","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:40:46Z","timestamp":1641987646000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6856236\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":24,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2327291","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2014,11]]}}}